

4283 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

REJ03B0109-0101 Rev.1.01 2006.03.20

DESCRIPTION

The 4283 Group enables fabrication of 8 × 7 key matrix and has the followin timers;

- an 8-bit timer which can be used to set each carrier wave and has two reload register
- an 8-bit timer which can be used to auto-control and has a reload register.


FEATURES

- • Minimum instruction execution time 8.0 μs (at $f(X_{IN}) = 4.0$ MHz, system clock = $f(X_{IN})/8$) • Supply voltage 1.8 V to 3.6 V Subroutine nesting 4 levels
- Timer Timer 1 8-bit timer (This has a reload register and carrier wave output auto-control Timer 2 8-bit timer (This has two reload registers and carrier wave output function) • Logic operation function (XOR, OR, AND)
- · RAM back-up function
- Key-on wakeup function (ports D4-D7, E0-E2, G0-G3) 11
- Oscillation circuit Ceramic resonance
- Watchdog timer
- Power-on reset circuit
- Voltage drop detection circuit Typical:1.50 V (system reset)

APPLICATION

Various remote control transmitters

Part number	ROM size (× 9 bits)	RAM size (× 4 bits)	Package	ROM type
M34283G2-XXXGP	2048 words	64 words	20P2F-A	QzROM
M34283G2GP	2048 words	64 words	20P2F-A	QzROM (blank)



BLOCK DIAGRAM Reset (voltage drop detection circuit) System clock generation circuit Port D (2048 words X 9 bits) (64 words X 4 bits) Memory ROM RAM CPU core ALU(4 bits) Register A (4 bits) Register D (3 bits) Register E (8 bits) Stack register SK (4 levels) Port G 720 series Port E nternal peripheral function Timer 1 (8 bits, carrier wave output control) Timer/Remote-control carrier-wave output Timer 2 (8 bits, carrier wave generation) Watchdog timer (14 bits) I/O port

PERFORMANCE OVERVIEW

Pa	aramete	r	Function				
Number of basic instructions		ctions	68				
Minimum instru	uction ex	ecution time	8.0 μ s (f(XiN) = 4.0 MHz, system clock = f(XiN)/8, VDD = 3 V)				
Memory sizes	ROM		2048 words X 9 bits				
	RAM		64 words X 4 bits				
Input/Output	D0-D3	Output	Four independent output ports				
ports	D4-D7	I/O	Four independent I/O ports with the pull-down function				
	E0-E2	Input	3-bit input port with the pull-down function				
	E0, E1	Output	2-bit output port (E ₀ , E ₁)				
	G0-G3	I/O	4-bit I/O port with the pull-down function				
	CARR Output		1-bit output port; CMOS output				
Timer	Timer 1		8-bit timer with a reload register				
	Timer 2	2	8-bit timer with two reload registers				
Subroutine nes	sting		4 levels (However, only 3 levels can be used when the TABP p instruction is executed)				
Device structu	re		CMOS silicon gate				
Package			20-pin plastic molded SSOP (20P2F-A)				
Operating tem	perature	range	−20 °C to 85 °C				
Supply voltage)		1.8 V to 3.6 V				
Power	Active i	mode	400 μΑ				
dissipation			(f(XIN) = 4.0 MHz, system clock = f(XIN)/8, VDD = 3 V)				
(typical value)	RAM b	ack-up mode	$0.1 \mu\text{A} (\text{Ta=25}^{\circ}\text{C},\text{Vdd}=3\text{V})$				

PIN DESCRIPTION

Pin	Name	Input/Output	Function
VDD	Power supply	_	Connected to a plus power supply.
Vss	Ground	_	Connected to a 0 V power supply.
XIN	System clock input	Input	I/O pins of the system clock generating circuit. Connect a ceramic resonator
Xout	System clock output	Output	between pins XIN and XOUT. The feedback resistor is built-in between pins XIN and XOUT.
D0-D3	Output port D	Output	Each pin of port D has an independent 1-bit wide output function. The output
			structure is P-channel open-drain.
D4-D7	I/O port D	I/O	1-bit I/O port. For input use, set the latch of the specified bit to "0." When the built-
			in pull-down transistor is turned on, the key-on wakeup function using "H" level
			sense and the pull-down transistor become valid. The output structure is P-channel
			open-drain.
E0-E2	I/O port E	Output	2-bit (E ₀ , E ₁) output port. The output structure is P-channel open-drain.
		Input	3-bit input port. For input use (E0, E1), set the latch of the specified bit to "0."
			When the built-in pull-down transistor is turned on, the key-on wakeup function
			using "H" level sense and the pull-down transistor become valid. Port E2 has an
			input-only port and has a key-on wakeup function using "H" level sense and pull-
			down transistor.
G0-G3	I/O port G	I/O	4-bit I/O port. For input use, set the latch of the specified bit to "0." The output structure
			is P-channel open-drain. When the built-in pull-down transistor is turned on, the key-
			on wakeup function using "H" level sense and pull-down transistor become valid.
CARR	Carrier wave output	Output	Carrier wave output pin for remote control. The output structure is CMOS circuit.
	for remote control		



CONNECTIONS OF UNUSED PINS

Pin	Connection	Usage condition
D0-D3	Open.	
	Connect to VDD.	
D4-D7	Open (Set the output latch to "1").	Pull-down transistor OFF.
	Open (Set the output latch to "0").	
	Connect to VDD.	Pull-down transistor OFF.
E0, E1	Open (Set the output latch to "1").	Pull-down transistor OFF.
	Open (Set the output latch to "0").	
	Connect to VDD.	Pull-down transistor OFF.
E ₂	Open.	
	Connect to Vss.	
G0-G3	Open (Set the output latch to "1").	Pull-down transistor OFF.
	Open (Set the output latch to "0").	
	Connect to VDD.	Pull-down transistor OFF.
CARR	Open.	

(Note when connecting to Vss and VDD)

• Connect the unused pins to Vss or Vpp at the shortest distance and use the thick wire against noise.

PORT FUNCTION

Port	Pin	Input/	Output structure	Control	Control	Control	Remark
		Output	Output structure	bits	instructions	registers	Roman
Port D	D ₀ –D ₃	Output	P-channel open-drain	1 bit	SD		
		(4)			RD		
					CLD		
	D4-D7	I/O			SD	PU1	Pull-down function and
		(4)			RD		key-on wakeup function
					CLD		(programmable)
					SZD		
Port E	E ₀	I/O	P-channel open-drain	Output:	OEA	PU0	Pull-down function and
	E ₁	(2)		2 bits	IAE		key-on wakeup function
				Input:			(programmable)
	E ₂	Input		3 bits	IAE		
		(1)					
Port G	Go-G3	I/O	P-channel open-drain	4 bits	OGA	PU0	Pull-down function and
		(4)			IAG		key-on wakeup function
							(programmable)
Port CARR	CARR	Output	CMOS	1 bit	SCAR		
		(1)			RCAR		

DEFINITION OF CLOCK AND CYCLE

• System clock (STCK)

The system clock is the source clock for controlling this product. It can be selected as shown below whether to use the CCK instruction.

CCK instruction	System clock	Instruction clock
When not using	f(XIN)/8	f(XIN)/32
When using	f(XIN)	f(XIN)/4

• Instruction clock (INSTCK)


The instruction clock is a signal derived by dividing the system clock by 4, and is the basic clock for controlling CPU. The one instruction clock cycle is equivalent to one machine cycle.

• Machine cycle

The machine cycle is the cycle required to execute the instruction.



PORT BLOCK DIAGRAMS



FUNCTION BLOCK OPERATIONS CPU

(1) Arithmetic logic unit (ALU)

The arithmetic logic unit ALU performs 4-bit arithmetic such as 4-bit data addition, comparison, and bit manipulation.

(2) Register A and carry flag

Register A is a 4-bit register used for arithmetic, transfer, exchange, and I/O operation.

Carry flag CY is a 1-bit flag that is set to "1" when there is a carry with the AMC instruction (Figure 1).

It is unchanged with both A n instruction and AM instruction. The value of A_0 is stored in carry flag CY with the RAR instruction (Figure 2).

Carry flag CY can be set to "1" with the SC instruction and cleared to "0" with the RC instruction.

(3) Registers B and E

Register B is a 4-bit register used for temporary storage of 4-bit data, and for 8-bit data transfer together with register A. Register E is an 8-bit register. It can be used for 8-bit data transfer with register B used as the high-order 4 bits and register A as the low-order 4 bits (Figure 3).

(4) Register D

Register D is a 3-bit register.

It is used to store a 7-bit ROM address together with register A and is used as a pointer within the specified page when the TABP p, BLA p, or BMLA p instruction is executed (Figure 4).




Fig. 1 AMC instruction execution example




Fig. 2 RAR instruction execution example




Fig. 3 Registers A, B and register E




Fig. 4 TABP p instruction execution example



(5) Most significant ROM code reference enable flag (URS)

URS flag controls whether to refer to the contents of the most significant 1 bit (bit 8) of ROM code when executing the TABP p instruction. If URS flag is "0," the contents of the most significant 1 bit of ROM code is not referred even when executing the TABP p instruction. However, if URS flag is "1," the contents of the most significant 1 bit of ROM code is set to flag CY when executing the TABP p instruction (Figure 4). URS flag is "0" after system is released from reset and returned from RAM back-up mode. It can be set to "1" with the URSC instruction, but cannot be cleared to "0."

(6) Stack registers (SKs) and stack pointer (SP)

Stack registers (SKs) are used to temporarily store the contents of program counter (PC) just before branching until returning to the original routine when;

- performing a subroutine call, or
- executing the table reference instruction (TABP p).

Stack registers (SKs) are four identical registers, so that subroutines can be nested up to 4 levels. However, one of stack registers is used when executing a table reference instruction. Accordingly, be careful not to over the stack. The contents of registers SKs are destroyed when 4 levels are exceeded.

The register SK nesting level is pointed automatically by 2-bit stack pointer (SP).


Figure 5 shows the stack registers (SKs) structure.

Figure 6 shows the example of operation at subroutine call.

(7) Skip flag

Skip flag controls skip decision for the conditional skip instructions and continuous described skip instructions.

Note: The 4283 Group just invalidates the next instruction when a skip is performed. The contents of program counter is not increased by 2. Accordingly, the number of cycles does not change even if skip is not performed. However, the cycle count becomes "1" if the TABP p, RT, or RTS instruction is skipped.



Stack pointer (SP) points "3" at reset or returning from RAM back-up mode. It points "0" by executing the first BM instruction, and the contents of program counter is stored in SKo. When the BM instruction is executed after four stack registers are used ((SP) = 3), (SP) = 0 and the contents of SKo is destroyed.

Fig. 5 Stack registers (SKs) structure




Fig. 6 Example of operation at subroutine call

(8) Program counter (PC)

Program counter (PC) is used to specify a ROM address (page and address). It determines a sequence in which instructions stored in ROM are read. It is a binary counter that increments the number of instruction bytes each time an instruction is executed. However, the value changes to a specified address when branch instructions, subroutine call instructions, return instructions, or the table reference instruction (TABP p) is executed.

Program counter consists of PCH (most significant bit to bit 7) which specifies to a ROM page and PCL (bits 6 to 0) which specifies an address within a page. After it reaches the last address (address 127) of a page, it specifies address 0 of the next page (Figure 7).

Make sure that the PC ${\mbox{H}}$ does not exceed after the last page of the built-in ROM.

(9) Data pointer (DP)

Data pointer (DP) is used to specify a RAM address and consists of registers X and Y. Register X specifies a file and register Y specifies a RAM digit (Figure 8).

Register Y is also used to specify the port D bit position. When using port D, set the port D bit position to register Y certainly and execute the SD, RD, or SZD instruction (Figure 9).




Fig. 7 Program counter (PC) structure




Fig. 8 Data pointer (DP) structure




Fig. 9 SD instruction execution example

PROGRAM MEMORY (ROM)

The program memory is a mask ROM. 1 word of ROM is composed of 9 bits. ROM is separated every 128 words by the unit of page (addresses 0 to 127).

Table 1 ROM size and pages

Part number	ROM size (X 9 bits)	Pages
M34283G2	2048 words	16 (0 to 15)

Page 2 (addresses 010016 to 017F16) is the special page for subroutine calls. Subroutines written in this page can be called from any page with the 1-word instruction (BM). Subroutines extending from page 2 to another page can also be called with the BM instruction when it starts on page 2.

ROM pattern of all addresses can be used as data areas with the TABP p instruction.

DATA MEMORY (RAM)

1 word of RAM is composed of 4 bits, but 1-bit manipulation (with the SB j, RB j, and SZB j instructions) is enabled for the entire memory area. A RAM address is specified by a data pointer. The data pointer consists of registers X and Y. Set a value to the data pointer certainly when executing an instruction to access RAM.

Table 2 shows the RAM size. Figure 11 shows the RAM map.

Table 2 RAM size

Part number	RAM size
M34283G2	64 words X 4 bits (256 bits)




Fig. 10 ROM map of M34283G2




Fig. 11 RAM map

TIMERS

The 4283 Group has the programmable timer.

• Programmable timer

The programmable timer has a reload register and enables the frequency dividing ratio to be set. It is decremented from a setting value n. When it underflows (count to n+1), a timer 1 underflow flag is set to "1," new data is loaded from the reload register, and count continues (auto-reload function).




Fig. 12 Auto-reload function

The 4283 Group timer consists of the following circuit.

- Timer 1: 8-bit programmable timer
- Timer 2 : 8-bit programmable timer

These timers can be controlled with the timer control registers V1 and V2.

Each timer function is described below.

Table 3 Function related timer

Circuit	Ctmontone	Count counce	Frequency	Lloo of output signal	Control
Circuit	Structure	Count source	Count source dividing ratio Use of output signal		register
Timer 1	8-bit programmable	Carrier wave output (CARRY)	1 to 256	Carrier wave output control	V1
	binary down counter	Bit 5 of watchdog timer			
Timer 2	8-bit programmable	• f(XIN)	1 to 256	Carrier wave output	V2
	binary down counter	• f(XIN)/2			
14-bit timer	14-bit fixed frequency	Instruction clock	16384	Watchdog timer	
				Timer 1 count source	






Fig. 13 Timers structure

Table 4 Control registers related to timer

Timer control register V1		at	t reset : 0002	at RAM back-up : 0002	W	
V/A - Coming words and and a control bit		0	Auto-control output by timer 1 is invalid			
V 12	V12 Carrier wave output auto-control bit		Auto-control output	by timer 1 is valid		
\/4.	Timer 1 count course calestian hit	0	Carrier wave output (CARRY)			
V I 1	V11 Timer 1 count source selection bit		Bit 5 of watchdog ti	imer (WDT)		
V/4. Timon 4 control bit		0	Stop (Timer 1 state	e retained)		
V10	Timer 1 control bit	1	Operating			

Timer control register V2		at reset : 00002		at RAM back-up : 00002	W	
V23 Carrier wave "H" interval expansion bit		0	To expand "H" inte	To expand "H" interval is invalid		
		1	To expand "H" inte	rval is valid (when V22=1 selected)		
\/O-	V0 0 : " (" (11"		Carrier wave gener	ation function invalid		
V22	Carrier wave generation function control bit	1	Carrier wave gener	ation function valid		
V/O.			f(XIN)			
V21 Timer 2 count source selection bit		1	f(XIN)/2			
V0 Ti 0 1117		0	Stop (Timer 2 state	retained)		
V20	Timer 2 control bit	1	Operating			

Note: "W" represents write enabled.

(1) Control registers related to timer

Timer control register V1

Register V1 controls the timer 1 count source and autocontrol function of carrier wave output from port CARR by timer 1. Set the contents of this register through register A with the TV1A instruction.

Timer control register V2
 Register V2 controls the timer 2 count source and the carrier
 wave generation function by timer. Set the contents of this
 register through register A with the TV2A instruction.

(2) Precautions

Note the following for the use of timers.

- · Count source
 - Stop timer 1 or timer 2 counting to change its count source.
- · Reading the count value
 - Stop timer 1 or 2 counting and then execute the data read instruction (TAB1, TAB2) to read its data.
- · Watchdog timer
 - Be sure that the timing to execute the WRST instruction in order to operate WDT efficiently.
- · Writing to reload register R1
 - When writing data to reload register R1 while timer 1 is operating, avoid a timing when timer 1 underflows.
- · Timer 1 count operation
 - When the bit 5 of the watchdog timer (WDT) is selected as the timer 1 count source, the error of maximum \pm 256 μ s (at the minimum instruction execution time : 8 μ s) is generated from timer 1 start until timer 1 underflow. When programming, be careful about this error.
- Stop of timer 2
 - Avoid a timing when timer 2 underflows to stop timer 2.
- Writing to reload register R2H
 - When writing data to reload register R2H while timer 2 is operating, avoid a timing when timer underflows.

- Timer 2 carrier wave output function
 When to expand "H" interval of carrier wave is valid, set "1"
 or more to reload register R2H.
- Timer 1 and timer 2 carrier wave output function
 Count starts from the rising edge ② in Fig. 14 after the first
 falling edge of the count source, after timer 1 and timer 2
 operations start ① in Fig. 14.

Time to first underflow ③ in Fig. 14 is different from time among next underflow ④ in Fig. 14 by the timing to start the timer and count source operations after count starts.




Fig. 14 Count start time and count time when operation starts (T1, T2)

(3) Timer 1

Timer 1 is an 8-bit binary down counter with the timer 1 reload register (R1).

When timer is stopped, data can be set simultaneously in timer 1 and the reload register (R1) with the T1AB instruction.

When timer is operating, data can be set to only reload register R1 with the T1AB instruction.

When setting the next count data to reload register R1 at operating, set data before timer 1 underflows.

Timer 1 starts counting after the following process;

- 1) set data in timer 1,
- ② select the count source with the bit 1 of register V1, and ③ set the bit 0 of register V1 to "1."

Once count is started, when timer 1 underflows (the next count pulse is input after the contents of timer 1 becomes "0"), the timer 1 underflow flag (T1F) is set to "1," new data is loaded from reload register R1, and count continues (auto-reload function).

When a value set in reload register R1 is n, timer 1 divides the count source signal by n + 1 (n = 0 to 255).

When the bit 2 of register V1 is set to "1," the carrier wave output enable/disable interval of port CARR is alternately generated each timer 1 underflows (Figure 15).

Data can be read from timer 1 to registers A and B. When reading the data, stop the counter and then execute the TAB1 instruction.

(4) Timer 2

Timer 2 is an 8-bit binary down counter with the timer 2 reload registers (R2H and R2L).

Data can be set simultaneously in timer 2 and the reload register (R2L) with the T2AB instruction.

The contents of reload register (R2L) set with the T2AB instruction can be set again to timer 2 with the T2R2L instruction. Data can be set to reload register (R2H) with the T2HAB instruction.

Timer 2 starts counting after the following process;

- 1 set data in timer 2,
- $\ensuremath{@}$ select the count source with the bit 1 of register V2, and
- ③ select the valid/invalid of the carrier wave generation function by bit 2 of register V1 (when this function is valid, select the valid/invalid of the carrier wave "H" interval expansion by bit 3), and
- 4 set the bit 0 of register V1 to "1."

When the carrier wave generation function is invalid (V22="0"), the following operation is performed;

Once count is started, when timer 2 underflows (the next count pulse is input after the contents of timer 2 becomes "0"), the timer 2 underflow flag (T2F) is set to "1," new data is loaded from reload register R2L, and count continues (auto-reload function).

When a value set in reload register R2L is n, timer 2 divides the count source signal by n + 1 (n = 0 to 255).

When the carrier wave generation function is valid (V22="1"), the carrier wave which has the "L" interval set to the reload register R2L and "H" interval set to the reload register R2H can be output (Figure 16).

After the count of the "L" interval of carrier wave is started, timer 2 underflows and the timer 2 underflow flag (T2F) is set

to "1". Then, the "H" interval data of carrier wave is reloaded from the reload register R2H, and count continues.

When timer underflows again after auto-reload, the T2F flag is set to "1". And then, the "L" interval data of carrier wave is reloaded from the reload register R2L, and count continues. After that, each timer underflows, data is reloaded from reload register R2H and R2L alternately.

When a value set in reload register R2H is n, "H" interval of carrier wave is as follows;

- When to expand "H" interval is invalid (V23 = "0"), Count source X (n+1), n = 0 to 255
- When to expand "H" interval is valid (V23 = "1"), Count source X (n+1.5), n = 1 to 255

When a value set in reload register R2L is m, "L" interval of carrier wave is as follows;

Count source X (m+1), m = 0 to 255

Data can be read from timer 2 to registers A and B. When reading the data, stop the counter and then execute the TAB2 instruction.

(5) Timer underflow flags (T1F, T2F)

Timer 1 underflow flag or timer 2 underflow flag is set to "1" when the timer 1 or timer 2 underflows. The state of flags T1F and T2F can be examined with the skip instruction (SNZT1, SNZT2).

Flags T1F and T2F are cleared to "0" when the next instruction is skipped with a skip instruction.






Fig. 15 Port CARR output control by timer 1




Fig. 16 Carrier wave generation example by timer 2






Fig. 17 Timer 2 count start/stop timing

WATCHDOG TIMER

Watchdog timer provides a method to reset and restart the system when a program runs wild. Watchdog timer consists of 14-bit timer (WDT) and watchdog timer flags (WDF1, WDF2).

Watchdog timer downcounts the instruction clock (INSTCK) as the count source immediately after system is released from reset. When the timer WDT count value becomes 000016 and underflow occurs, the WDF1 flag is set to "1." Then, when the WRST instruction is not executed before the timer WDT counts 16383, WDF2 flag is set to "1" and internal reset signal is generated and system reset is performed.

Execute the WRST instruction at period of 16383 machine cycle or less to keep the microcomputer operation normal.

Timer WDT is also used for generation of oscillation stabilization time. When system is returned from reset and from RAM back-up mode by key-input, software starts after the stabilization oscillation time until timer WDT downcounts to 3E00₁₆ elapses.

Watchdog timer

Be sure that the timing to execute the WRST instruction in order to operate WDT efficiently.




Fig. 18 Watchdog timer function

LOGIC OPERATION FUNCTION

The 4283 Group has the 4-bit logic operation function. The logic operation between the contents of register A and the low-order 4 bits of register E is performed and its result is stored in register A.

Each logic operation can be selected by setting logic operation selection register LO.

Set the contents of this register through register A with the TLOA instruction. The logic operation selected by register LO is executed with the LGOP instruction.

Table 5 shows the logic operation selection register LO.

Table 5 Logic operation selection register LO

. 45.0 0 =	able o Logic operation selection register Lo							
Logic operation selection register LO		at reset : 002		t reset : 002	at RAM back-up : 002	W		
	Logic operation selection bits	LO ₁	D ₁ LO ₀ Logic operation function					
LO ₁		0	0	Exclusive logic OR	operation (XOR)			
LO ₀		0	1	OR operation (OR)				
		1	0	AND operation (AN	D)			
		1	1	Not available				

Note: "W" represents write enabled.



RESET FUNCTION

The 4283 Group has the power-on reset circuit, though it does not have $\overline{\text{RESET}}$ pin. System reset is performed automatically at power-on, and software starts program from address 0 in page 0.

In order to make the built-in power-on reset circuit operate efficiently, set the voltage rising time until VDD=0 to 2.2 V is obtained at power-on 1ms or less.

Note on Power-on reset

Under the following condition, the system reset occurs by the built-in the power-on reset circuit of this product;

- when the supply voltage (VDD) rises from 0 V to 2.2 V, within 1 ms.
- Also, note that system reset does not occur under the following conditions;
- when the supply voltage (VDD) rises from the voltage higher than 0V. or
- when it takes more than 1 ms for the supply voltage (VDD) to rise from 0 V to 2.2 V.




Fig. 19 Reset release timing




Fig. 20 Structure of reset pin and its peripherals, and power-on reset operation

(1) Internal state at reset

Table 6 shows port state at reset, and Figure 21 shows internal state at reset (they are retained after system is released from reset).

The contents of timers, registers, flags and RAM except shown in Figure 21 are undefined, so set the initial value to them.

Table 6 Port state at reset

Name	State at reset				
D0-D3	High impedance state				
D4-D7	High impedance state (Pull-down transistor OFF)				
Go-G3	High impedance state (Pull-down transistor OFF)				
E0, E1	High impedance state (Pull-down transistor OFF)				
CARR	"L" output				

Note: The contents of all output latch is initialized to "0."



Program counter (PC)	0 0 0 0 0 0
Address 0 in page 0 is set to program counter.	
• Power down flag (P)	
Timer 1 underflow flag (T1F)	
Timer 2 underflow flag (T2F)	
Timer control register V1	
• Timer control register V20 0 0 0	
Port CARR output flag (CAR)	
Pull-down control register PU0	
Pull-down control register PU1	
Logic operation selection register LO	
Most significant ROM code reference enable flag (URS)	
Carry flag (CY)	
• Register A	
• Register B	
• Register XX X	
Register YX X X X	
Stack pointer (SP)	"X" represents undefined.

Fig. 21 Internal state at reset

VOLTAGE DROP DETECTION CIRCUIT

The built-in voltage drop detection circuit is designed to detect a drop in voltage at operating and to reset the microcomputer if the supply voltage drops below the specified value (Typ. 1.50 V) or less.

The voltage drop detection circuit is stopped and power dissipation is reduced in the RAM back-up mode with the initialized CPU stopped.

Note on voltage drop detection circuit

The voltage drop detection circuit detection voltage of this product is set up lower than the minimum value of the supply voltage of the recommended operating conditions.

A battery exchange of an application product is explained as an example.

The supply voltage falls below to the recommended operating voltage while CPU keeps active. Then, an unexpected oscillation-stop, which does not happen by POF instruction occurs before the supply voltage falls below to the detection voltage. In this time, even if the supply voltage re-goes up to the recommended operating voltage, since reset does not occur, MCU may not operate correctly.

Please confirm the oscillator you use and the frequency of system clock, and test the operation of your system sufficiently.




Fig. 23 VDD and VDET




Fig. 22 Voltage drop detection circuit operation waveform



RAM BACK-UP MODE

The 4283 Group has the RAM back-up mode.

When the POF instruction is executed, system enters the RAM back-up state.

As oscillation stops retaining RAM, the functions and states of reset circuit at RAM back-up mode, power dissipation can be reduced without losing the contents of RAM. Table 7 shows the function and states retained at RAM back-up. Figure 24 shows the state transition.

(1) Warm start condition

When the external wakeup signal is input after the system enters the RAM back-up state by executing the POF instruction, the CPU starts executing the software from address 0 in page 0. In this case, the P flag is "1."

(2) Cold start condition

The CPU starts executing the software from address 0 in page 0 when any of the following conditions is satisfied .

- reset by power-on reset circuit is performed
- reset by watchdog timer is performed
- reset by voltage drop detection circuit is performed In this case, the P flag is "0."

(3) Identification of the start condition

Warm start (return from the RAM back-up state) or cold start (return from the normal reset state) can be identified by examining the state of the power down flag (P) with the SNZP instruction.

Table 7 Functions and states retained at RAM back-up

Function	RAM back-up
Program counter (PC), registers A, B,	×
carry flag (CY), stack pointer (SP) (Note 2)	^
Contents of RAM	0
Port CARR	X
Ports Do-D7	0
Ports E ₀ , E ₁	0
Port G	0
Timer control registers V1, V2	×
Pull-down control registers PU0, PU1	0
Logic operation selection register LO	X
Timer 1 function, Timer 2 function	X
Timer underflow flags (T1F, T2F)	×
Watchdog timer (WDT)	×
Watchdog timer flags (WDF1, WDF2)	×
Most significant ROM code reference enable	×
flag (URS)	^

Notes 1: "O" represents that the function can be retained, and "X" represents that the function is initialized.

Registers and flags other than the above are undefined at RAM back-up, and set an initial value after returning.

2:The stack pointer (SP) points the level of the stack register and is initialized to "112" at RAM back-up.




Fig. 24 State transition




Fig. 25 Set source and clear source of the P flag




Fig. 26 Start condition identified example using the SNZP instruction



(4) Return signal

An external wakeup signal is used to return from the RAM back-up mode. Table 8 shows the return condition for each return source.

Table 8 Return source and return condition

Return source	Return condition	Remarks
Ports D4-D7	Return by an external "H" level	Only key-on wakeup function of the port whose pull-down transistor is
	input.	turned ON by register PU1 is valid.
Ports E ₀ , E ₁ , G	Return by an external "H" level	Only key-on wakeup function of the port whose pull-down transistor is
	input.	turned ON by register PU0 is valid.
Port E ₂	Return by an external "H" level	Key-on wakeup function is always valid.
	input.	

(5) Pull-down control register

Registers PU0 and PU1 are 4-bit registers and control the ON/OFF of pull-down transistor and key-on wakeup function for ports E0, E1, G and ports D4–D7.

Set the contents of register PU0 or PU1 through register A with the TPU0A or TPU1A instruction, respectively.

Table 9 Pull-down control registers

	Pull-down control register PU0	at reset : 00002		at RAM back-up : state retained W		
PU03	Ports G ₂ , G ₃ pull-down transistor control	0 Pull-down transisto		or OFF, key-on wakeup invalid		
PU03	bit	1 Pull-down transistor ON, key-on wakeup valid				
PU0 ₂	Ports G ₀ , G ₁ pull-down transistor control	Pull-down transistor OFF, key-on wakeup invalid				
PU02	bit	1 Pull-down transistor ON, key-on wakeup valid				
PU0 ₁	Dort C. well down transistor control hit	0	Pull-down transistor OFF, key-on wakeup invalid			
1001	Port E ₁ pull-down transistor control bit	1 Pull-down transistor ON, key-on wakeup valid				
PU0 ₀	0 Pull-down transistor OFF, key-on wakeup invalid					
F000	PU00 Port E ₀ pull-down transistor control bit		Pull-down transisto	r ON, key-on wakeup valid		

	Pull-down control register PU1	at reset : 00002		at RAM back-up : state retained	N	
PU13	Dort De well down transister central hit	0	Pull-down transisto	or OFF, key-on wakeup invalid		
FU13	Port D7 pull-down transistor control bit	1 Pull-down transistor ON, key-on wakeup valid				
PU12	Port De null down transister central hit	Pull-down transistor OFF, key-on wakeup invalid				
PU12	PU12 Port D ₆ pull-down transistor control bit		Pull-down transisto	r ON, key-on wakeup valid		
PU1 ₁	Port D ₅ pull-down transistor control bit	0	Pull-down transistor OFF, key-on wakeup invalid			
	Port Ds pull-down transistor control bit	1	1 Pull-down transistor ON, key-on wakeup valid			
DIIIo	PU10 Port D4 pull-down transistor control bit		Pull-down transisto	r OFF, key-on wakeup invalid		
F 0 10			Pull-down transisto	r ON, key-on wakeup valid		

Note: "W" represents write enabled.



CLOCK CONTROL

The clock control circuit consists of the following circuits.

- · System clock generating circuit
- · Control circuit to stop the clock oscillation
- · Control circuit to return from the RAM back-up state




Fig. 27 Clock control circuit structure

System clock signal $f(X_{IN})$ is obtained by externally connecting a ceramic resonator. Connect this external circuit to pins X_{IN} and X_{OUT} at the shortest distance as shown Figure 28.

A feedback resistor is built-in between XIN pin and XOUT pin.




Fig. 28 Ceramic resonator external circuit

LIST OF PRECAUTIONS

① Noise and latch-up prevention

Connect a capacitor on the following condition to prevent noise and latch-up;

- connect a bypass capacitor (approx. 0.01 μF) between pins V_{DD} and Vss at the shortest distance,
- · equalize its wiring in width and length, and
- · use the thickest wire.
- Port E2 is also uesd as VPP pin. Connect this pin to Vss through the resistor about 5kΩ which is assigned to E2/VPP pin as close as possible at the shortest distance.

② Register initial values 1

The initial value of the following registers are undefined after system is released from reset. After system is released from reset, set initial values.

- Register D (3 bits)
- Register E (8 bits)

® Register initial values 2

The initial value of the following registers are undefined at RAM backup. After system is returned from RAM back-up, set initial values.

- Register X (4 bits)
- Register Y (4 bits)
- Register D (3 bits)
- Register E (8 bits)

Stack registers (SKs)

Stack registers (SK_s) are four identical registers, so that subroutines can be nested up to 4 levels. However, one of stack registers is used respectively when using an interrupt service routine and when executing a table reference instruction. Accordingly, be careful not to over the stack when performing these operations together.

Notes on unused pins

Pin	Connection	Usage condition
D ₀ –D ₃	Open.	-
	Connect to VDD.	
D4-D7	Open (Set the output latch to "1").	Pull-down transistor OFF.
	Open (Set the output latch to "0").	
	Connect to VDD.	Pull-down transistor OFF.
E0, E1	Open (Set the output latch to "1").	Pull-down transistor OFF.
	Open (Set the output latch to "0").	
	Connect to VDD.	Pull-down transistor OFF.
E ₂	Open.	
	Connect to Vss.	
G ₀ –G ₃	Open (Set the output latch to "1").	Pull-down transistor OFF.
	Open (Set the output latch to "0").	
	Connect to VDD.	Pull-down transistor OFF.
CARR	Open.	

(Note when connecting to Vss and VDD)

 Connect the unused pins to Vss and VDD at the shortest distance and use the thick wire against noise.

⑥ Timer

Count source

Stop timer 1 or timer 2 counting to change its count source.

· Reading the count value

Stop timer 1 or 2 counting and then execute the data read instruction (TAB1, TAB2) to read its data.

· Watchdog timer

Be sure that the timing to execute the WRST instruction in order to operate WDT efficiently.

· Writing to reload register R1

When writing data to reload register R1 while timer 1 is operating, avoid a timing when timer 1 underflows.

• Timer 1 count operation

When the bit 5 of the watchdog timer (WDT) is selected as the timer 1 count source, the error of maximum \pm 256 μ s (at the minimum instruction execution time : 8 μ s) is generated from timer 1 start until timer 1 underflow. When programming, be careful about this error.

Stop of timer 2

Avoid a timing when timer 2 underflows to stop timer 2.

Writing to reload register R2H

When writing data to reload register R2H while timer 2 is operating, avoid a timing when timer underflows.

• Timer 2 carrier wave output function

When to expand "H" interval of carrier wave is valid, set "1" or more to reload register R2H.

Timer 1 and timer 2 carrier wave output function
Count starts from the rising edge ② in Fig. 29 after the first
falling edge of the count source, after timer 1 and timer 2
operations start ① in Fig. 29.

Time to first underflow ③ in Fig. 29 is different from time among next underflow ④ in Fig. 29 by the timing to start the timer and count source operations after count starts.




Fig. 29 Count start time and count time when operation starts (T1, T2)

Make sure that the program counter does not specify after the last page of the built-in ROM.



® Power-on reset

Under the following condition, the system reset occurs by the built-in the power-on reset circuit of this product;

- when the supply voltage (VDD) rises from 0 V to 2.2 V, within 1 ms.
 - Also, note that system reset does not occur under the following conditions;
- when the supply voltage (VDD) rises from the voltage higher than 0V, or
- when it takes more than 1 ms for the supply voltage (VDD) to rise from 0 V to 2.2 V.

Voltage drop detection circuit

The voltage drop detection circuit detection voltage of this product is set up lower than the minimum value of the supply voltage of the recommended operating conditions.

A battery exchange of an application product is explained as an example.

The supply voltage falls below to the recommended operating voltage while CPU keeps active. Then, an unexpected oscillation-stop, which does not happen by POF instruction occurs before the supply voltage falls below to the detection voltage. In this time, even if the supply voltage re-goes up to the recommended operating voltage, since reset does not occur, MCU may not operate correctly.

Please confirm the oscillator you use and the frequency of system clock, and test the operation of your system sufficiently.




Fig. 30 VDD and VDET

Note on Power Source Voltage

When the power source voltage value of a microcomputer is less than the value which is indicated as the recommended operating conditions, the microcomputer does not operate normally and may perform unstable operation.

In a system where the power source voltage drops slowly when the power source voltage drops or the power supply is turned off, reset a microcomputer when the supply voltage is less than the recommended operating conditions and design a system not to cause errors to the system by this unstable operation.

10 Note on product shipped in blank

As for the product shipped in blank, Renesas does not perform the writing test to user ROM area after the assembly process though the QzROM writing test is performed enough before the assembly process. Therefore, a writing error of approx. 0.1 % may occur.

Moreover, please note the contact of cables and foreign bodies on a socket, etc. because a writing environment may cause some writing errors.

@QzROM

- (1) Be careful not to apply overvoltage to MCU. The contents of QzROM may be overwritten because of overvoltage. Take care especially at turning on the power.
- (2) As for the product shipped in blank, Renesas does not perform the writing test to user ROM area after the assembly process though the QzROM writing test is performed enough before the assembly process. Therefore, a writing error of approx.0.1 % may occur. Moreover, please note the contact of cables and foreign bodies on a socket, etc. because a writing environment may cause some writing errors.

® Notes On ROM Code Protect

(QzROM product shipped after writing)

As for the QzROM product shipped after writing, the ROM code protect is specified according to the ROM option setup data in the mask file which is submitted at ordering.

The ROM option setup data in the mask file is "0016" for protect enabled or "FF16" for protect disabled.

Note that the mask file which has nothing at the ROM option data or has the data other than "0016" and "FF16" can not be accepted.



INSTRUCTIONS

The 4283 Group has the 68 instructions. Each instruction is described as follows;

- (1) List of instruction function
- (2) Machine instructions (index by alphabet)
- (3) Machine instructions (index by function)
- (4) Instruction code table

SYMBOL

The symbols shown below are used in the following list of instruction function and the machine instructions.

Symbol	Contents	Symbol	Contents
А	Register A (4 bits)	D	Port D (8 bits)
В	Register B (4 bits)	E	Port E (3 bits)
DR	Register D (3 bits)	G	Port G (4 bits)
ER	Register E (8 bits)	CARR	Port CARR (1 bit)
V1	Timer control register V1 (3 bits)	CAR	CAR flag (1 bit)
V2	Timer control register V2 (4 bits)		
PU0	Pull-down control register PU0 (4 bits)	х	Hexadecimal variable
PU1	Pull-down control register PU1 (4 bits)	у	Hexadecimal variable
LO	Logic operation selection register LO (2 bits)	р	Hexadecimal variable
		n	Hexadecimal constant which represents the
x	Register X (2 bits)		immediate value
Υ	Register Y (4 bits)	j	Hexadecimal constant which represents the
DP	Data pointer (6 bits)		immediate value
	(It consists of registers X and Y)	A3A2A1A0	Binary notation of hexadecimal variable A
PC	Program counter (11 bits)		(same for others)
РСн	High-order 4 bits of program counter		
PC∟	Low-order 7 bits of program counter	←	Direction of data movement
SK	Stack register (11 bits X 4)	\leftrightarrow	Data exchange between a register and memory
SP	Stack pointer (2 bits)	?	Decision of state shown before "?"
CY	Carry flag	()	Contents of registers and memories
R1	Timer 1 reload register	_	Negate, Flag unchanged after executing
T1	Timer 1		instruction
T1F	Timer 1 underflow flag	M(DP)	RAM address pointed by the data pointer
R2H	Timer 2 reload register	а	Label indicating address a6 a5 a4 a3 a2 a1 a0
R2L	Timer 2 reload register	р, а	Label indicating address a6 a5 a4 a3 a2 a1 a0
T2	Timer 2		in page p3 p2 p1 p0
T2F	Timer 2 underflow flag	С	Hex. number C + Hex. number x (also same for
WDT	Watchdog timer	+	others)
WDF1	Watchdog timer flag 1	х	
WDF2	Watchdog timer flag 2		
URS	Most significant ROM code reference enable flag		
Р	Power down flag		
STCK	System clock		
INSTCK	Instruction clock		
Nata . The 4	283 Group just invalidates the next instruction wh	an a alde ia ea	

Note: The 4283 Group just invalidates the next instruction when a skip is performed. The contents of program counter is not increased by 2. Accordingly, the number of cycles does not change even if skip is not performed. However, the cycle count becomes "1" if the TABP p, RT, or RTS instruction is skipped.



LIST OF INSTRUCTION FUNCTION

Grouping	Mnemonic	Function	Page	Grouping	Mnemonic	Function	Page
	TAB	(A) ← (B)	40		LA n	(A) ← n	33
		(5)				n = 0 to 15	
	TBA	(B) ← (A)	42		TABP p	(SP) ← (SP) + 1	41
sfer	TAY	$(A) \leftarrow (Y)$	42		IADI P	$(SK(SP)) \leftarrow (PC)$	71
rans						(PCH) ← p p=0 to 15	
Register to register transfer	TYA	$(Y) \leftarrow (A)$	44			$(PCL) \leftarrow (DR_2-DR_0, A_3-A_0)$	
regis	TEAB	(ER7–ER4) ← (B)	43			When URS=0 (B) \leftarrow (ROM(PC))7 to 4	
r b	ILAD	$(ER_3-ER_0) \leftarrow (A)$	75			$(A) \leftarrow (ROM(PC))3 \text{ to } 0$	
) jiste						When URS=1	
Reg	TABE	(B) ← (ER7–ER4)	41			$(CY) \leftarrow (ROM(PC))_8$	
		$(A) \leftarrow (ER_3-ER_0)$				(B) \leftarrow (ROM(PC))7 to 4 (A) \leftarrow (ROM(PC))3 to 0	
	TDA	$(DR_2-DR_0) \leftarrow (A_2-A_0)$	42			$(PC) \leftarrow (SK(SP))$	
						$(SP) \leftarrow (SP) - 1$	
	LXY x, y	$(X) \leftarrow x, x = 0 \text{ to } 3$	33				
sses		$(Y) \leftarrow y, y = 0 \text{ to } 15$		tion	AM	$(A) \leftarrow (A) + (M(DP))$	29
RAM addresses	INY	$(Y) \leftarrow (Y) + 1$	33	Arithmetic operation	AMC	$(A) \leftarrow (A) + (M(DP)) + (CY)$	29
∑ Z				tic o		(CY) ← Carry	
R A	DEY	$(Y) \leftarrow (Y) - 1$	32	ıme			
	TAM j	$(A) \leftarrow (M(DP))$	42	Arit	A n	$(A) \leftarrow (A) + n$ n = 0 to 15	29
	TAINI J	$(X) \leftarrow (W(BY))$ $(X) \leftarrow (X) EXOR(j)$	72			11 = 0 10 10	
		j = 0 to 3			sc	(CY) ← 1	37
	V A B 4 :	(A) (M(DD))	45		D.O.	(0)()	0.5
	XAM j	$(A) \longleftrightarrow (M(DP))$ $(X) \longleftrightarrow (X) \to (X) \to (X) \to (X)$	45		RC	(CY) ← 0	35
		j = 0 to 3			SZC	(CY) = 0 ?	39
						_	
	XAMD j	$(A) \longleftrightarrow (M(DP))$	45		CMA	$(A) \leftarrow (\overline{A})$	32
sfer		$(X) \leftarrow (X) EXOR(j)$ j = 0 to 3			RAR	$\rightarrow \boxed{CY} \rightarrow \boxed{A_3A_2A_1A_0} \rightarrow $	35
ter transfer		$(Y) \leftarrow (Y) - 1$					
ister					LGOP	Logic operation	33
regi	XAMI j	$(A) \longleftrightarrow (M(DP))$	45			instruction	
RAM to regist		$(X) \leftarrow (X) EXOR(j)$ j = 0 to 3				XOR, OR, AND	
RA		$(Y) \leftarrow (Y) + 1$			SB j	(Mj(DP)) ← 1	36
						j = 0 to 3	
				u	DD:	(Mi(DD))	35
				ratio	RB j	$(Mj(DP)) \leftarrow 0$ j = 0 to 3	33
				Bit operation			
				Bit	SZB j	(Mj(DP)) = 0 ?	39
						j = 0 to 3	
	<u> </u>						l .

Groupina	Mnemonic	Function	Page	Groupina	Mnemonic	Function	Page
- · ·	SEAM	(A) = (M(DP))?	38		TV1A	$(V12-V10) \leftarrow (A2-A0)$	44
Comparison operation	SEA n	(A) = n? n = 0 to 15	37		TAB1	(B) \leftarrow (T17–T14) (A) \leftarrow (T13–T10)	41
c	B a BL p, a	$(PCL) \leftarrow a6-a0$ $(PCH) \leftarrow p$	29 30		T1AB	at timer 1 stop (V10=0): $(R17-R14) \leftarrow (B)$ $(T17-T14) \leftarrow (B)$	39
Branch operation		(PCL) ← a6–a0				$ (R13-R10) \leftarrow (A) $ $ (T13-T10) \leftarrow (A) $	
Branch	BA a BLA p, a	$(PCL) \leftarrow (a6-a4, A3-A0)$ $(PCH) \leftarrow p$	30			at timer 1 operating (V10=1): $ (R17-R14) \leftarrow (B) $ $ (R13-R10) \leftarrow (A) $	
	BEA P, a	$(PCL) \leftarrow (a_6-a_4, A_3-A_0)$	00		SNZT1	(T1F) = 1?	38
	ВМ а	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow 2$	30		T\/2 ^	$(T1F) \leftarrow 0$	44
L C		(PCL) ← a6-a0			TV2A TAB2	$(V23-V20) \leftarrow (A3-A0)$ (B) $\leftarrow (T27-T24)$	41
operatic	BML p, a	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$	31	-		(A) ← (T23–T20)	
Subroutine operation	RMI A n	(PCH) ← p p= 0 to 15 (PCL) ← a6-a0 (SP) ← (SP) + 1	31	Timer operation	T2AB	$(R2L7-R2L4) \leftarrow (B)$ $(T27-T24) \leftarrow (B)$ $(R2L3-R2L0) \leftarrow (A)$ $(T23-T20) \leftarrow (A)$	40
	a	$(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p p = 0 \text{ to } 15$ $(PCL) \leftarrow (a_6-a_4, A_3-A_0)$		Time	Т2НАВ	$(R2H_7-R2H_4) \leftarrow (B)$ $(R2H_3-R2H_0) \leftarrow (A)$	40
eration	RT	$(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$	36		T2R2L	$(T27-T24) \leftarrow (R2L7-R2L4)$ $(T23-T20) \leftarrow (R2L3-R2L0)$	40
Return operation	RTS	$(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$	36		SNZT2	(T2F) = 1 ? $(T2F) \leftarrow 0$	38

LIST OF INSTRUCTION FUNCTION (CONTINUED)

	Grouping Mnemonic Function Page								
Glooping	CLD	(D) ← 0	31						
	RD	$(D(Y)) \leftarrow 0$ $(Y) = 0 \text{ to } 7$	36						
tion	SD	$(D(Y)) \leftarrow 1$ (Y) = 0 to 7	37						
Input/Output operation	SZD	(D(Y)) = 0 ? (Y) = 4 to 7	39						
nbut/Ou	OEA	$(E_1,E_0) \leftarrow (A_1,A_0)$	34						
=	IAE	$(A_2-A_0) \leftarrow (E_2-E_0)$	32						
	OGA	$(G) \leftarrow (A)$	34						
	IAG	$(A) \leftarrow (G)$	32						
ave	SCAR	(CAR) ← 1	37						
Carrier wave control operation	RCAR	$(CAR) \leftarrow 0$	35						
	NOP	(PC) ← (PC) + 1	34						
	POF	RAM back-up	34						
	SNZP	(P) = 1 ?	38						
ion	сск	STCK changes to f(XIN)	31						
Other operation	TLOA	$(LO_1,LO_0) \leftarrow (A_1,A_0)$	43						
Other	URSC	(URS) ← 1	44						
	TPU0A	(PU03−PU00) ← (A3−A0)	43						
	TPU1A	(PU13−PU10) ← (A3−A0)	43						
	WRST	(WDF1) ← 0	45						

MACHINE INSTRUCTIONS (INDEX BY ALPHABET)

An (Add n	and accumulator)					
Instrunction code	D8 D0 0 1 0 1 0 n3 n2 n1 n0	0 A n	Number of words	Number of cycles	Flag CY	Skip condition
	2	16	1	1	_	Overflow = 0
Operation:	$(A) \leftarrow (A) + n$ $n = 0 \text{ to } 15$		Grouping: Description	register A. The conte changed. Skips the	value n in nts of carr	the immediate field to y flag CY remains un ction when there is no tof operation.
AM (Add ad	ccumulator and Memory)					
Instrunction code	D8 D0 0 0 0 0 0 1 0 1 0	0 0 A 16	Number of words	Number of cycles	Flag CY	Skip condition
		16	1	1	_	_
Operation:	$(A) \leftarrow (A) + (M(DP))$		Grouping:	Arithmetic	operation	
			Description	Stores the	result in re	f M(DP) to register A egister A. The contents ins unchanged.
AMC (Add	accumulator, Memory and Carry)					
Instrunction code	D8 D0		Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 0 0 1 0 1 1	0 0 B 16	1	1	0/1	-
Operation:	$(A) \leftarrow (A) + (M(DP)) + (CY)$ $(CY) \leftarrow Carry$		Grouping: Description		contents of ster A. Sto	M(DP) and carry flag res the result in regis Y.
B a (Branch	to address a)					
Instrunction	D8 D0	1 8 0	Number of words	Number of cycles	Flag CY	Skip condition
oouc	1 1 a6 a5 a4 a3 a2 a1 a0 2	1 8 a 16	1	1	-	-
Operation:	(PCL) ← a6–a0		Grouping: Description	Branch ope : Branch wit a in the ide	hin a page	: Branches to address



BA a (Bran	ch to address a + Accumulator)					
Instrunction code	D8 D0		Number of words	Number of cycles	Flag CY	Skip condition
oodc	0 0 0 0 0 0 0 1 2	0 0 1 16	2	2	-	_
	1 1 a6 a5 a4 a3 a2 a1 a0 ₂	1 +a a 16	Grouping:	Branch op	eration	
Operation:	(PCL) ← a6-a4, A3-A0					: Branches to address
				ing the low	v-order 4 b	determined by replacits of the address a in h register A.
BL p, a (Br	anch Long to address a in page p)					
Instrunction	D8 D0		Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 1 1 p3 p2 p1 p0 2	0 3 p ₁₆	2	2	_	
	1 1 a6 a5 a4 a3 a2 a1 a0 2	1 8 a 16				
Operation	(DCu) (D)		Grouping:	Branch op		· Branches to address
Operation:	$(PCH) \leftarrow (P)$ $(PCL) \leftarrow a6-a0$		Description: Branch out of a page : Branches to addres a in page p. Note: p is 0 to 15.			
BLA p, a (E Instrunction code	Branch Long to address a in page p) D8	0 1 0 ₁₆	Number of words 2 Grouping:	Number of cycles 2 Branch op	Flag CY	Skip condition
Operation:	(PCH) ← (P)		Description	: Branch wit	hin a page	: Branches to address
·	(PCL) ← (a6–a4, A3–A0)		Note:	•	v-order 4 b h register A	determined by replacits of the address a in A.
BM a (Bran	ch and Mark to address a in page 2)					
Instrunction	D8 D0		Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 a6 a5 a4 a3 a2 a1 a0 2	1 a a 16	1	1	_	_
Operation:	$(SK(SP)) \leftarrow (PC)$		Grouping:	Subroutine	call opera	tion
орегинон:	$(SP) \leftarrow (SP) + 1$ $(PCH) \leftarrow 2$ $(PCL) \leftarrow a6-a0$	Grouping: Subroutine call operation Description: Call the subroutine in page 2 : Calls the subroutine at address a in page 2.				



	Branch and Mark Long to address a in	n page p)	T		T		
Instrunction code	D8 D0 0 0 1 1 1 p3 p2 p1 p0 2	0 7 p	Number of words	Number of cycles	Flag CY	Skip condition	
		0 7 p 16	2	2	-	-	
	1 0 a6 a5 a4 a3 a2 a1 a0 ₂	Grouping:	Subroutine	call opera	tion		
Operation:	$(SK(SP)) \leftarrow (PC)$					Calls the subroutine at	
	$(SP) \leftarrow (SP) + 1$			address a			
	(PCH) ← p	Note:	p is 0 to 15	5.			
	(PCL) ← a6–a0						
BMLA p, a	(Branch and Mark Long to address a	in page p)	1				
Instrunction	D8 D0		Number of	Number of	Flag CY	Skip condition	
code	0 0 1 0 1 0 0 0 0 2	0 5 0 16	words 2	cycles 2	_		
	1 0 a6 a5 a4 p3 p2 p1 p0 2	1 a p 16					
	1 0 00 00 00 00 00 00 00 00 00 00 00 00	16	Grouping:	Subroutine	call opera	tion	
Operation:	$(SK(SP)) \leftarrow (PC)$		Description			Calls the subroutine at	
	(SP) ← (SP) + 1		address (a6 a5 a4 A3 A2 A1 A0) detern				
	$(PCH) \leftarrow p$			by replacing the low-order 4 bits of address a in page p with register A.			
	(PCL) ← (a6–a4, A3–A0)		Note:	p is 0 to 15	-	iei A.	
			110101				
CCK (Char	ige system Clock to f(XIN))						
Instrunction	D8 D0		Number of words	Number of	Flag CY	Skip condition	
code		0 5 9 16	1	cycles 1	_	_	
Operation:	Change to STCK = f(XIN)		Grouping:	Other oper	ation		
Operation.	Sharige to STOR = I(XIIV)					k (STCK) from f(XIN)/8	
			Description			instruction at address	
				0 in page (mon donon at address	
				1 1 3 - 1			
OLD (OL							
CLD (CLea	<u>'</u>		Mount	Niconal	FI OV	Older and 199	
Instrunction code	D8 D0 0 0 0 1 0 0 0 1	0 1 1	Number of words	Number of cycles	Flag CY	Skip condition	
oodc		0 1 1 1 16	1	1	_	_	
Oneretien	(D) . 4						
Operation:	(D) ← 1		Grouping:	Input/Outp			
			Description	i. Clears (0)	to bott D (I	nigh-impedance state).	
			1				



CMA (CoM	plement of Accumulator)						
Instrunction	D8 D0		Number of	Number of	Flag CY	Skip condition	
code		0 1 C 16	words	cycles	l lag 01	OKIP CONTRIBUTION	
	0 0 0 0 1 1 1 1 0 0	0 1 C ₁₆	1	1	_	-	
Operation:	$(A) \leftarrow \overline{(A)}$		Grouping:	Arithmetic	operation		
oporano					one's co	mplement for register er A.	
DEY (DEcr	ement register Y)						
Instrunction	D8 D0	0 1 7	Number of words	Number of cycles	Flag CY	Skip condition	
oodo		0 1 7 16	1	1	-	(Y) = 15	
Operation:	(Y) ← (Y) − 1		Grouping:	RAM addre	esses		
			Description	As a resul	It of subtra	contents of register Y. action, when the con- 15, the next instruction	
IAE (Input /	Accumulator from port E)						
Instrunction	D8 D0		Number of	Number of	Flag CY	Skip condition	
code		0 5 6 16	words 1	cycles 1	_	_	
Operation:	$(A2-A0) \leftarrow (E2-E0)$		Grouping:	Innut/Outn	ut operatio	n	
oporation:	(12 10) ((22 20)		Grouping: Input/Output operation Description: Transfers the contents of port E to registe				
				A.			
	Accumulator from port G)			ı			
Instrunction code	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	0 2 8 16	Number of words	Number of cycles	Flag CY	Skip condition	
		16	1	1	-	_	
Operation:	$(A) \leftarrow (G)$		Grouping: Description	Input/Outp : Transfers		n ts of port G to register	

Instrunction code	ent register Y) D8	0 1 3 16	Number of words	Number of cycles	Flag CY	Skip condition		
Operation:		0 1 0 16						
Operation:			1	1	_	(Y) = 0		
	(Y) ← (Y) + 1		Grouping: Description		he content	s of register Y. As a re-		
						hen the contents of e next instruction is		
LA n (Load r	n in Accumulator)							
Instrunction code	D8 D0 0 1 0 1 1 n3 n2 n1 n0 0	0 B n	Number of words	Number of cycles	Flag CY	Skip condition		
	0 1 0 1 1 11 113 112 111 110 2	0 B 11 16	1	1	_	Continuous description		
Operation:	(A) ← n		Grouping:	Arithmetic	operation			
ı	n = 0 to 15		Description		value n in	the immediate field to		
				register A.	I A inetrue	tions are continuously		
						I, only the first LA in-		
						uted and other LA		
				instructio skipped.	ns code	d continuously are		
LGOP (LoGi	c OPeration between accumulator a	and register E)						
	D8 D0	,	Number of	Number of	Flag CY	Skip condition		
code	0 0 1 0 0 0 0 0 1	0 4 1	words	cycles		·		
		16	1	1	_	_		
Operation:	Logic operation XOR, OR, AND		Grouping: Arithmetic operation					
			Description: Executes the logic operation selected by					
						ction register LO be-		
						s of register A and s the result in register		
				A.	und Store	o the result in register		
LXY x, y (Lo	ad register X and Y with x and y)							
Instrunction code	D8 D0 0 1 1 x1 x0 y3 y2 y1 y0	0 C y 16	Number of words	Number of cycles	Flag CY	Skip condition		
	3 1 1 1 1 1 1 1 1 1	0 +X ^y 16	1	1	_	Continuous description		
•	$(X) \leftarrow x, x = 0 \text{ to } 3$		Grouping:	RAM addre	esses			
•	$(Y) \leftarrow y, y = 0 \text{ to } 15$		Description: Loads the value x in the immediate field to					
				-		alue y in the immediate		
					-	/hen the LXY instruc- y coded and executed,		
					struction is executed			
				-		ictions coded continu-		



NOD (1) 0							
NOP (No O	•			Ni	FI 0\/	01: 1:4:	
Instrunction	D8 D0		Number of words	Number of cycles	Flag CY	Skip condition	
code	0 0 0 0 0 0 0 0 0 0 0 2	0 0 0 16	1	1	-	_	
Operation:	(PC) ← (PC) + 1		Grouping:	Other oper	ation		
Operation.	(FC) ← (FC) + 1			: No operati			
OEA (Outp	ut port E from Accumulator)						
Instrunction code	D8 D0	0 8 4 16	Number of words	Number of cycles	Flag CY	Skip condition	
		0 0 4 16	1	1	_	_	
Operation:	$(E1, E0) \leftarrow (A1, A0)$		Grouping:	Input/Outp	ut operation	า	
			Description	: Outputs th	e contents	of register A to port E.	
OGA (Outp	ut port G from Accumulator)						
Instrunction	D8 D0		Number of	Number of	Flag CY	Skip condition	
code	0 1 0 0 0 0 0 0 0 0	0 8 0 16	words 1	cycles 1	_	_	
Operation:	$(G) \leftarrow (A)$		Grouping: Description		ut operation	n of register A to port G.	
POF (Power	or OFf1) D8 D0		Number of	Number of	Flag CY	Skip condition	
code		0 0 D	words	cycles			
		16	1	1	-	_	
Operation:	RAM back-up		Grouping: Other operation				
			Description	: Puts the sy	vstem in RA	M back-up state.	

RAR (Rota	te Accumulator Right)						
Instrunction	D8 D0	0 1 D	Number of words	Number of cycles	Flag CY	Skip condition	
		16	1	1	0/1	_	
Operation:	→CY → A3A2A1A0		Grouping:	Arithmetic	operation		
			Description			ontents of register A in- of carry flag CY to the	
RB j (Rese	t Bit)						
Instrunction code	D8 D0	0 4 C 16	Number of words	Number of cycles	Flag CY	Skip condition	
			1	1	-	_	
Operation:	$(Mj(DP)) \leftarrow 0$		Grouping:	Bit operation	on		
	j = 0 to 3		1	: Clears (0)	the conten	ts of bit j (bit specified	
				by the val	lue j in th	e immediate field) of	
RC (Reset	Carry flag) D8 D0		Number of	Number of	Flag CY	Skip condition	
code	0 0 0 0 0 0 1 1 0	0 0 6 16	words 1	cycles 1	0	_	
Operation:	(CY) ← 0		Grouping:	Arithmetic	operation		
				: Clears (0)		g CY.	
	set CAR flag)						
Instrunction code	D8 D0 0 1 0 0 0 1 1 0 0	0 8 6	Number of words	Number of cycles	Flag CY	Skip condition	
		16	1	1	_	_	
Operation:	(CAR) ← 0		Grouping: Carrier wave control operation Description: Clears (0) to port CARR output flag.				



DD /Danat	D		الماد			\/\										
RD (Reset		spec	illea t	у ге	gister						N	Ni	FI 0\/	01.1		
Instrunction	D8					D ₀					Number of words	Number of cycles	Flag CY	Skip condition		
code	0 0	0	0 1	0	1 0	0	2	0	1	4 16	1	1	_	-		
Operation:	(D(Y))	← 0									Grouping:	Input/Outp	ut operation	un		
	Howe													oort D specified by reg-		
	(Y) = (ister Y (hig				
RT (ReTurn	from	subro	outine)												
Instrunction code	D8	1	0 0	0	1 0	D0 0 0		0	4	4 4	Number of words	Number of cycles	Flag CY	Skip condition		
		1.					2			16	1	2	_	_		
Operation:	(SP) ←										Grouping:	Return ope	eration			
	$(PC) \leftarrow (SK(SP))$									Description	: Returns f	rom subre	outine to the routine			
PTC (DaTu	f		4		4 Cl.:	- \										
RTS (ReTu		n sub	routin	e an	a Skip						T	1	T			
Instrunction	D8					D ₀				1	Number of words	Number of cycles	Flag CY	Skip condition		
code	0 0	1	0 0	0	1 0	1	2	0	4	5 16	1	2	_	Skip at uncondition		
Operation:	(SP) ←	- (SP)	– 1								Grouping:	Return ope	eration			
-	(PC) ←										Description: Returns from subroutine to the routine					
												called the struction a		, and skips the next in- on.		
SB j (Set B	it)															
Instrunction	D8 0	1	0 1	1	1 j	D0		0	5	C +j 16	Number of words	Number of cycles	Flag CY	Skip condition		
				'	' ,	1 10	2			<u>+j</u> 16	1	1	-	-		
Operation:	(Mj(DF	P)) ← ()								Grouping:	Bit operati	on			
	j = 0 to	3									Description			of bit j (bit specified by lediate field) of M(DP).		
•											1					

SC (Set Ca					T		
Instrunction	D8 D0		7	Number of words	Number of cycles	Flag CY	Skip condition
code		0 0 7	16		•		
				1	1	1	_
Operation:	(CY) ← 1			Grouping:	Arithmetic	operation	
·	,				: Sets (1) to		 CY.
SCAR (Set	<u> </u>				T		
Instrunction	D8 D0		1	Number of words	Number of cycles	Flag CY	Skip condition
code	0 1 0 0 0 0 1 1 1 2	0 8 7	16	1	•		
				1	1	_	_
Operation:	(CAR) ← 1			Grouping:	Carrier wa	ve control	operation
•	,						R output flag (CAR).
SD (Set po	rt D specified by register Y)						
Instrunction	D8 D0		7	Number of words	Number of	Flag CY	Skip condition
code		0 1 5	16		cycles		
				1	1	_	_
Operation:	(D(Y)) ← 1			Grouping:	Input/Outp	ut operatio	n
	(Y) = 0 to 7			Description	: Sets (1) to	a bit of po	rt D specified by regis-
					ter Y.		
	p Equal, Accumulator with immediate	data n)					
Instrunction	D8 D0		,	Number of	Number of	Flag CY	Skip condition
code		0 2 5	16	words	cycles		(4)
			1	2	2	_	(A) = n, n = 0 to 15
	0 1 0 1 1 n3 n2 n1 n0 ₂	0 B n	16	Grouping:	Compariso	n operatio	n
Operation:	(A) = n ?						uction when the con-
operation.	n = 0 to 15						equal to the value n in
	- 12				the immed		

CEAM (Clair	. Fa		Λ			40"	ماءنىي	N / A		w. «\								
SEAM (Ski)		Jai,	AU	Juiii	uia	lOI	WILII	IVIE		ı y <i>)</i>					Niveshau of	Number of	Flag CY	Olsin appelition
code	D8							_	D ₀		_		_	٦	Number of words	cycles	Flag C1	Skip condition
code	0	0	0	1	0	0	1	1	0 2	2	0	2	6	16	1	1	_	(A) = (M(DP))
Operation:	(A) :	(M	(DP))?											Grouping:	Compariso	n operatio	n
	()	`	,	,											Description			uction when the con-
																tents of reç M(DP).	gister A is e	equal to the contents of
SNZP (Skip	if N	on i	Zero	о со	ndi	tion	of F	Pov	ver c	wok	า flag	g)						
Instrunction	D8	0	0	0	0	0	0	1	D ₀		0	0	3	7	Number of words	Number of cycles	Flag CY	Skip condition
		0	0	0	<u> </u>	U	0	'		2			0	」 16	1	1	-	(P) = 1
Operation:	(P) :	= 1 ?)												Grouping:	Other oper	ration	
	` '																	tion when P flag is "1".
																Aitel Skipp	mig, r nag	remains unchanged.
SNZT1 (Sk	ip if I	Non	Ze	ro c	onc	ditio	n of	Tir	ner	1 un	derf	ow	flaç	g)				
Instrunction	D8								D ₀						Number of	Number of	Flag CY	Skip condition
code	0	0	1	0	0	0	0	1	0	2	0	4	2	16	words 1	cycles 1	_	(T1F) = 1
0	/T41	-\	4.0													-		
Operation:	(T1F (T1F	-													Grouping:	Timer oper		skips the next instruc-
	(,`													Description .			ts of T1F flag is "1."
SNZT2 (Sk	ip if I	Non	Ze	ro c	onc	ditio	n of	Tir	ner :	2 ine	errup	t re	que	est f	flag)			
Instrunction	D8	0	1		1	0		1	Do		0	5	2	7	Number of words	Number of cycles	Flag CY	Skip condition
			•		<u>' </u>	0	0	_	:	2				」 16	1	1	_	(T2F) = 1
Operation:	(T2F	() =	1?												Grouping:	Timer oper	ration	
	(T2F	₹) ←	0													: Clears T2I	F flag and	skips the next instruc- ts of T2F flag is "1."
															l			

SZB j (Skip	if Zero	Rit\												
Instrunction	D8	, DIL)	1			Do	1				Number of	Number of	Flag CY	Skip condition
code	0 0	0	1 0	0	0 j		_	0	2 j		words	cycles	l lag 01	Only condition
		1 0 1	1 0		0)	1 10		0	2]	16	1	1	-	(Mj(DP)) = 0 j = 0 to 3
Operation:	(Mj(DP)) = 0	?								Grouping:	Bit operati	on	
	j = 0 to	3									Description	tents of bi	t j (bit spe	uction when the concified by the value j in of M(DP) is "0."
SZC (Skip i	f Zero,	Carr	y flag))							1			
Instrunction	D8	0	1 0	1	1 .	Do	7	0	2 F	=]	Number of words	Number of cycles	Flag CY	Skip condition
							2	ш		16	1	1	_	(CY) = 0
Operation:	(CY) =	0 ?									Grouping:	Arithmetic	<u>operatio</u> n	
•	, ,										Description	: Skips the tents of ca		uction when the con- ' is "0."
SZD (Skip i	f Zero,	port	D spe	cifie	d by	regis	ster Y)	1						
Instrunction code	D8	0	1 0	0	1 (D(0	2 4		Number of words	Number of cycles	Flag CY	Skip condition
	0 0	0	1 0	1		1 1	2 	0		16	2	2	_	(D(Y)) = 0 (Y) = 4 to 7
Operation:	(D(Y)) =	= 0 ?									Grouping:	Input/Outp	ut operation	on .
	(Y) = 4	to 7									Description	: Skips the r		ction when a bit of port er Y is "0."
T1AB (Tran	nsfer da	ita to	timer	1 ar	nd re	giste	r R1 f	rom /	4ccui	mula	tor and reg	ister B)		
Instrunction code	D8 0	1	0 0	0	1 .	Do	7	0	4 7	,	Number of words	Number of cycles	Flag CY	Skip condition
		1'1	0 0		'	' '	<u></u> 2		/	16	1	1	-	-
Operation:	eration: at timer 1 stop (V10=0) $ (R17-R14) \leftarrow (B), (R13-R10) \leftarrow (A) \\ (T17-T14) \leftarrow (B), (T13-T10) \leftarrow (A) \\ \text{at timer 1 operating (V10=1)} \\ (R17-R14) \leftarrow (B), (R13-R10) \leftarrow (A) $										Grouping: Description	tents of re and reload At timer 1	stop (V10 gister A ar I register R operating of register	= 0), transfers the cond register B to timer 1 to 1. (V10 = 1), transfers the A and register B to re-



T2AB (Tran	nsfer data to timer 2 and register R2L from Accum	าเปล	tor and re	aister B)		
Instrunction	D8 D0	_	Number of	Number of	Flag CY	Skip condition
code			words	cycles		Chip condition
		16	1	1	-	_
Operation:	$(R2L7-R2L4) \leftarrow (B)$		Grouping:	Timer oper	ation	
•	$(R2L3-R2L0) \leftarrow (A)$		Description			ts of registers A and B
	(T27−T24) ← (B)		•			reload register R2L.
	$(T23-T20) \leftarrow (A)$					
	ansfer data to register R2H Accumulator from reg					
Instrunction code	D8 D0 0 1 0 0 1 0 0 1 0 8 9		Number of words	Number of cycles	Flag CY	Skip condition
		16	1	1	_	-
Operation:	(R2H7–R2H4) ← (B)		Grouping:	Timer oper	ation	
	$(R2H3-R2H0) \leftarrow (A)$					nts of register A and
	, , ,		•			egister R2H.
T2R2L (Tra	nsfer data to timer 2 from register R2L)					
Instrunction	D8 D0		Number of	Number of	Flag CY	Skip condition
code	0 0 1 0 1 0 0 1 1 0 0 5 3		words	cycles		
		16	1	1	_	-
Operation:	(T27–T24) ← (R2L7–R2L4)		Grouping:	Timer oper	ation	
	$(T23-T20) \leftarrow (R2L3-R2L0)$					nts of reload register
			,	R2L to time		
TAB (Trans	fer data to Accumulator from register B)					
Instrunction	D8 D0		Number of	Number of	Flag CY	Skip condition
code			words	cycles		o.up conduction
		16	1	1	-	-
Operation:	(A) ← (B)		Grouping:	Register to	register tr	ansfer
operation:						ts of register B to reg-

TAD4 /Trop	ofor doto to	. ^			ا ده دا	240 "	D f=	4:		4 \			
TAB1 (Tran		Accur	mulato	or and		ster i	BII	om tim	er	· ·			
Instrunction	D8				D ₀	ı			7	Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 1	0 1	0 1	1 1	1 2		0	5 7	16	1	1	_	_
Operation:	(B) ← (T17–	T1 4)								Crouning	Timer oner	otion	
Operation:	$(B) \leftarrow (T17-$ $(A) \leftarrow (T13-$	-								Grouping:	Timer oper		its of timer 1 to regis-
	(A) ← (113-	110)								Description	ters A and		is of time 1 to regis-
TAB2 (Tran	sfer data to	Accur	mulato	or and	d regis	ster I	B fro	om tim	er 2	2)			
Instrunction	D8	0 0		0 0	Do		0	4 0	1	Number of words	Number of cycles	Flag CY	Skip condition
	0 0 1		10 10	, 0	2	l		7 0	 16	1	1	_	-
Operation:	(B) ← (T27–	T24)								Grouping:	Timer oper	ation	
•	(A) ← (T23–											the conten	ts of timer 2 to regis-
TABE (Tran	D8 0 0 0	o Accur	mulato		Do 0 2	ster I	B fr	om reg	giste	Number of words	Number of cycles	Flag CY	Skip condition
Operation:	(B) ← (ER7-	-FR4)								Grouping:	Register to	register tr	anefor
Oporation	(A) ← (ER3-	,									-	he conten	is of register E to reg-
TABP p (Tra	ansfer data	to Acc	cumul	ator a	and re	giste	r B	from F	Prog	gram memo	ory in page	p)	
Instrunction	D8	0 1			D ₀	- 	0		<u>`</u> 7	Number of words	Number of cycles	Flag CY	Skip condition
COUC	0 11 0	0 1	рз р	02 p1	p0 ₂		0	9 p	16	1	3	_ 0/1	-
Operation:	$SK(SP)) \leftarrow ($, , , ,	, ,	,						Grouping:	Arithmetic		
	$ \begin{array}{l} (PCH) \leftarrow p, \ p = 0 \ \text{to} \ 7, \ (PCL) \leftarrow (DR2-DR0, \ A3-A0) \\ When \ URS = 0, \\ (B) \leftarrow (ROM(PC))7 \ \text{to} \ 4, \ (A) \leftarrow (ROM(PC))3 \ \text{to} \ 0 \\ When \ URS = 1, \\ (CY) \leftarrow (ROM(PC))8 \\ (B) \leftarrow (ROM(PC))7 \ \text{to} \ 4, \ (A) \leftarrow (ROM(PC))3 \ \text{to} \ 0 \\ (SP) \leftarrow (SP) - 1, \ (PC) \leftarrow (SK(SP)) \end{array} $								Description: Transfers bits 7 to 4 to register B and bits 3 to 0 to register A when URS flag is cleared to "0." These bits 7 to 0 are the ROM pattern in address (DR2 DR1 DR0 A3 A2 A1 A0) specified by registers A and D in page p. Transfers bit 8 of ROM pattern is transferred to flag CY when				
Note:	$(SP) \leftarrow (SP) - 1$, $(PC) \leftarrow (SK(SP))$ p is 0 to 15.									URS flag is s	et to "1" (after	the URSC	instruction is executed).



Instrunction	D8			om Mem	,			Number of	Number of	Flag CY	Skip condition
code		1 0 0	4 :4				4	words	cycles	l lag C1	Skip condition
code	0 0 1	1 0 0	1 j1	j0 ₂	0	6	4 j 16	1	1	-	-
Operation:	(A) ← (M(DP))						Grouping:	RAM to re	ister trans	fer
	$(X) \leftarrow (X)EX$										contents of M(DP)
	j = 0 to 3	J11(j)						Docon paion			sive OR operation
) = 0 10 0										
											egister X and the valu
									•		eld, and stores the re
									sult in regi	ster X.	
TAY (Transf		ccumula	tor fron		r Y)			N	N	E 01	01: 1:::
Instrunction	D8			D ₀			_	Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0	0 1 1	1 1	1 2	0	1	F 16		-		
								1	1	_	_
Operation:	(A) ← (Y)							Grouping:	Register to	register tr	ansfer
								Description			s of register Y to regi
									ter A.		
TBA (Trans	fer data to	eaister B	from A	Accumula	ator)			<u> </u>			
Instrunction	D8			D ₀				Number of	Number of	Flag CY	Skip condition
code	0 0 0	0 0 1	1 1		0	0	E 16	words	cycles		·
	0 0 0	0 0 1	1 ' '	0 2	U	U	16	1	1	_	_
Operation:	(B) ← (A)							Grouping:	Register to	register tr	ansfer
Operation:	(B) ← (A)							Grouping:	Register to		
Operation:	(B) ← (A)								: Transfers t		ansfer s of register A to regi
Operation:	(B) ← (A)										
Operation:	(B) ← (A)								: Transfers t		
Operation:	(B) ← (A)								: Transfers t		
Operation:	(B) ← (A)								: Transfers t		
Operation:	(B) ← (A)								: Transfers t		
Operation:	(B) ← (A)								: Transfers t		
Operation: TDA (Trans		register D) from A	Accumula	ator)				: Transfers t		
TDA (Trans	fer data to	register D) from A		ator)			Description	: Transfers t ter B.	he content	s of register A to regi
TDA (Trans	fer data to			D ₀					: Transfers t		
TDA (Trans	fer data to	register D		D ₀	ator)	2	9 16	Number of words	: Transfers t ter B. Number of cycles	Flag CY	s of register A to regi
TDA (Trans	fer data to			D ₀		2	9 16	Description Number of	: Transfers t ter B.	he content	s of register A to regi
TDA (Trans Instrunction code	fer data to	1 0 1		D ₀		2	9 16	Number of words	Number of cycles	Flag CY	s of register A to regi Skip condition
TDA (Trans Instrunction code	fer data to	1 0 1		D ₀		2	9 16	Number of words 1 Grouping:	Number of cycles 1 Register to	Flag CY	s of register A to regi Skip condition - ansfer
TDA (Trans Instrunction code	fer data to	1 0 1		D ₀		2	9 16	Number of words 1 Grouping:	Number of cycles 1 Register to: Transfers t	Flag CY	s of register A to regi Skip condition
TDA (Trans Instrunction code	fer data to	1 0 1		D ₀		2	9 16	Number of words 1 Grouping:	Number of cycles 1 Register to	Flag CY	s of register A to regi Skip condition - ansfer
TDA (Trans Instrunction code	fer data to	1 0 1		D ₀		2	9 16	Number of words 1 Grouping:	Number of cycles 1 Register to: Transfers t	Flag CY	s of register A to regi Skip condition - ansfer
TDA (Trans Instrunction code	fer data to	1 0 1		D ₀		2	9 16	Number of words 1 Grouping:	Number of cycles 1 Register to: Transfers t	Flag CY	s of register A to regi Skip condition - ansfer
Instrunction	fer data to	1 0 1		D ₀		2	9 16	Number of words 1 Grouping:	Number of cycles 1 Register to: Transfers t	Flag CY	s of register A to regi Skip condition - ansfer
TDA (Trans Instrunction code	fer data to	1 0 1		D ₀		2	9 16	Number of words 1 Grouping:	Number of cycles 1 Register to: Transfers t	Flag CY	s of register A to regi Skip condition - ansfer
TDA (Trans Instrunction code	fer data to	1 0 1		D ₀		2	9 16	Number of words 1 Grouping:	Number of cycles 1 Register to: Transfers t	Flag CY	s of register A to regi Skip condition - ansfer

Instrunction code	nsfer data to register E from Accu	indiator and regist	Number of	Number of	T	
	50				Flag CY	Skip condition
		0 1 A 16	words	cycles	l lag o i	Chap condition
		2 0 1 7 16	1	1	-	_
Operation:	(ER7–ER4) ← (B)		Grouping:	Register to	register tr	ansfer
	(ER3–ER0) ← (A)		Description			nts of register A and
				register B	to register	E.
TLOA (Tran	nsfer data to register LO from Acc	cumulator)	1			
Instrunction code	D8 D0 0 0 1 0 1 1 0 0 0	0 5 8 46	Number of words	Number of cycles	Flag CY	Skip condition
		2 0 3 6 16	1	1	_	-
Operation:	(LO1, LO0) ← (A1, A0)		Grouping:	Other oper	ation	
			Description	: Transfers t	the content	s of register A to logic
				operation s	selection re	gister LO.
TPU0A (Tra	ansfer data to register PU0 from <i>I</i>	Accumulator)				
Instrunction	D8 D0		Number of	Number of	Flag CY	Skip condition
code	0 1 0 0 0 1 1 1 1	0 8 F 16	words 1	cycles 1	_	_
Operation:	(PLIO2 PLIO2) ((A2 A2)		Crouning	Other and	rotion	
Operation:	$(PU03-PU00) \leftarrow (A3-A0)$		Grouping:	Other oper		ts of register A to pull-
				up control		
TPU1A (Tra	ansfer data to register PU1 from A	Accumulator)				
Instrunction code	D8 D0 0 1 0 0 0 1 1 1 0 0	0 8 E 16	Number of words	Number of cycles	Flag CY	Skip condition
		2 0 0 1 16	1	1	-	-
Operation:	(PU13−PU10) ← (A3−A0)		Grouping:	Other oper	ration	
			Description		the conten	ts of register A to pull- J1.



T)/4 A /Tuesa	afan data ta na siatan VA fasan A assumulata	٠,				
	sfer data to register V1 from Accumulator)	N	Ni	FI 0\/	01: 1:::
Instrunction	D8 D0		Number of words	Number of cycles	Flag CY	Skip condition
code		5 B 16	1	1	-	-
Operation:	$(V12-V10) \leftarrow (A2-A0)$		Grouping:	Timer oper	ation	
Operation.	(V12-V10) (- (N2-N0)		Description			s of register A to regis-
				ter V1.		
TV2A (Tran	sfer data to register V2 from Accumulator	r)				
Instrunction code	D8 D0 0 0 1 0 1 1 0 1 0 2 0	5 A 16	Number of words	Number of cycles	Flag CY	Skip condition
		15 A 16	1	1	_	-
Operation:	(V23−V20) ← (A3−A0)		Grouping:	Timer oper		
			Description	: Transfers t ter V2.	he contents	s of register A to regis-
TYA (Trans Instrunction code	fer data to regiser Y from Accumulator) D8 D0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0	0 C 16	Number of words	Number of cycles	Flag CY	Skip condition
		10	1	1	_	
Operation:	$(Y) \leftarrow (A)$		Grouping:	Register to	register tra	ansfer
			Description	: Transfers t ter Y.	he contents	s of register A to regis-
URSC (Sets	s Upper ROM Code reference enable flag	1)				
Instrunction	D8 D0 0 1 0 0 0 0 0 1 0 2	8 2 16	Number of words	Number of cycles	Flag CY	Skip condition
		16	1	1	_	-
Operation:	(URS) ← 1		Grouping: Description	Other oper Sets the mence enable	ost signific	cant ROM code refer-
					3 (= · · ·	,



WRST (Wa		imei	IXCOC	, , ,										
Instrunction code	D8					D ₀	Γ.	$\overline{}$	0 1		Number of words	Number of cycles	Flag CY	Skip condition
code	0 0	0 (0 0	1 /	1 1	1 2)	0	F16	1	1	_	_
Operation:	(WDF1)	← 0									Grouping:	Other oper	ation	
•	,										Description	: Initializes t	he watchd	og timer flag (WDF1).
XAM j (eXc	hange <i>i</i>	 Accur	nulato	or and	d Mer	nory	data)							
Instrunction code	D8	1 1	1 0	0 () j ₁	Do jo	[)	6 i		Number of words	Number of cycles	Flag CY	Skip condition
					,	J ⁰ 2			- '	16	1	1	_	-
Operation:	$(A) \longleftrightarrow$	(M(DI	P))								Grouping:	RAM to reg	gister trans	sfer
	$(X) \leftarrow (X)$		R(j)								Description			ne contents of M(DP)
	j = 0 to 3	3												egister A, an exclusive
												•		formed between regis-
													-	in the immediate field in register X.
														S
XAMD j (e)	Change	Accı	ımula	tor a	nd Me	emor	y data	an	d De	ecrer	nent registe	r Y and sk	ip)	
Instrunction	D8					D ₀	_			_	Number of	Number of	Flag CY	Skip condition
code	0 0	1 1	0	1 1	j1	j0 ₂	С)	6	C <u>-j</u> 16	words 1	cycles 1	_	(Y) = 15
Operation:	(A) ←→	(M(DF	P))								Grouping:	RAM to reg	ister trans	:fer
	(X) ← (X										Description	: After exch	anging th	e contents of M(DP)
	j = 0 to 3	3												egister A, an exclusive ormed between regis-
	$(Y) \leftarrow (Y)$	′) – 1												in the immediate field,
														in register X.
												Subtracts		contents of register Y.
													t of subtra	action, when the con-
												As a resul tents of reg		action, when the con- 15, the next instruction
XAMI i (eX	change	Accui	mulat	or an	d Mei	mory	data a	anc	l Inc	reme	ent register	As a resul tents of reg is skipped.	jister Y is	
XAMI j (eXo	change	Accui	mulat	or an	d Mei	mory Do	data a	anc			Number of	As a resul tents of reg is skipped. Y and skip Number of	jister Y is	
		Accui		or an			data a				Number of words	As a resul tents of reg is skipped. Y and skip Number of cycles	jister Y is	15, the next instruction Skip condition
Instrunction	D8					Do io				reme	Number of	As a resul tents of reg is skipped. Y and skip Number of	jister Y is	15, the next instruction
Instrunction code	D8 0 0 (A) ←→	1 1 (M(DF	0			Do io					Number of words 1 Grouping:	As a resultents of regis skipped. Y and skip Number of cycles 1 RAM to reg) Flag CY - gister trans	Skip condition (Y) = 0
Instrunction	$ \begin{array}{c c} D8 \\ \hline 0 & 0 \end{array} $ $ \begin{array}{c c} (A) \longleftrightarrow \\ (X) \longleftrightarrow (X) $	1 1 (M(DF	0			Do io					Number of words	As a resultents of regis skipped. Y and skip Number of cycles 1 RAM to registed.) Flag CY - gister trans anging th	Skip condition (Y) = 0 fer e contents of M(DP)
Instrunction code	$ \begin{array}{c c} D8 \\ \hline 0 & 0 \end{array} $ $ \begin{array}{c c} (A) \longleftrightarrow \\ (X) \longleftrightarrow (X) $	1 1 (M(DF	0			Do io					Number of words 1 Grouping:	As a resultents of regis skipped. Y and skip Number of cycles 1 RAM to regist After exchibit with the co	Flag CY gister trans anging the	Skip condition (Y) = 0
Instrunction code	$ \begin{array}{c c} D8 \\ \hline 0 & 0 \end{array} $ $ \begin{array}{c c} (A) \longleftrightarrow \\ (X) \longleftrightarrow (X) $	1 1 (M(DF	0			Do io					Number of words 1 Grouping:	As a resultents of regis skipped. Y and skip Number of cycles 1 RAM to rege After exch with the co OR operatiter X and til	Flag CY Flag CY plister trans anging the ntents of r ion is perf he value j	Skip condition (Y) = 0 Ifer te contents of M(DP) egister A, an exclusive ormed between regisin the immediate field,
Instrunction code	$ \begin{array}{c c} D8 \\ \hline 0 & 0 \end{array} $ $ \begin{array}{c c} (A) \longleftrightarrow \\ (X) \longleftrightarrow (X) $	1 1 (M(DF	0			Do io					Number of words 1 Grouping:	As a resultents of regis skipped. Y and skip Number of cycles 1 RAM to reg After exch with the co OR operat ter X and ti and stores	Flag CY Flag CY gister trans anging transt anging from is perf he value j the result	Skip condition (Y) = 0 Ifer e contents of M(DP) egister A, an exclusive ormed between regisin the immediate field, in register X.
Instrunction code	$ \begin{array}{c c} D8 \\ \hline 0 & 0 \end{array} $ $ \begin{array}{c c} (A) \longleftrightarrow \\ (X) \longleftrightarrow (X) $	1 1 (M(DF	0			Do io					Number of words 1 Grouping:	As a resultents of regis skipped. Y and skip Number of cycles 1 RAM to register excholate the coordinate of the coordi	Flag CY Flag CY gister trans anging th ntents of r ion is perf he value j the result he content	Skip condition (Y) = 0 Ifer te contents of M(DP) egister A, an exclusive ormed between regisin the immediate field,



MACHINE INSTRUCTIONS (INDEX BY FUNCTION)

Parameter						Ir	nstru	ıctio	n co	de				er of Is	er of	
Type of instructions	Mnemonic	D8	D7	D ₆	D ₅	D4	Дз	D ₂	D ₁	D ₀		ade otati	dimal ion	Number of words	Number c cycles	Function
	TAB	0	0	0	0	1	1	1	1	0	0	1	Е	1	1	$(A) \leftarrow (B)$
er	ТВА	0	0	0	0	0	1	1	1	0	0	0	Ε	1	1	(B) ← (A)
r transf	TAY	0	0	0	0	1	1	1	1	1	0	1	F	1	1	$(A) \leftarrow (Y)$
Register to register transfer	TYA	0	0	0	0	0	1	1	0	0	0	0	С	1	1	$(Y) \leftarrow (A)$
ster to	TEAB	0	0	0	0	1	1	0	1	0	0	1	Α	1	1	$(ER7-ER4) \leftarrow (B) (ER3-ER0) \leftarrow (A)$
Regis	TABE	0	0	0	1	0	1	0	1	0	0	2	Α	1	1	$(B) \leftarrow (ER7-ER4) (A) \leftarrow (ER3-ER0)$
	TDA	0	0	0	1	0	1	0	0	1	0	2	9	1	1	$(DR_2-DR_0) \leftarrow (A_2-A_0)$
	LXY x, y	0	1	1	X1	X 0	уз	y 2	y 1	y ₀	0	C +x		1	1	$(X) \leftarrow x, x = 0 \text{ to } 3$ $(Y) \leftarrow y, y = 0 \text{ to } 15$
RAM addresses	INY	0	0	0	0	1	0	0	1	1	0	1	3	1	1	$(Y) \leftarrow (Y) + 1$
\ <u>\</u>	DEY	0	0	0	0	1	0	1	1	1	0	1	7	1	1	$(Y) \leftarrow (Y) - 1$
	ТАМ ј	0	0	1	1	0	0	1	j1	jo	0	6	4 +j	1		$ \begin{aligned} &(A) \leftarrow (M(DP)) \\ &(X) \leftarrow (X) \; EXOR(j) \\ &j = 0 \; to \; 3 \end{aligned} $
ansfer	XAM j	0	0	1	1	0	0	0	j1	jo	0	6	j	1		$(A) \longleftrightarrow (M(DP))$ $(X) \longleftrightarrow (X) EXOR(j)$ $j = 0 \text{ to } 3$
RAM to register transfer	XAMD j	0	0	1	1	0	1	1	j1	jo	0	6	C +j	1		$(A) \leftarrow \rightarrow (M(DP))$ $(X) \leftarrow (X) EXOR(j)$ j = 0 to 3 $(Y) \leftarrow (Y) - 1$
	XAMI j	0	0	1	1	0	1	0	j1	jo	0	6	8 +j	1		$ \begin{aligned} &(A) \longleftarrow (M(DP)) \\ &(X) \longleftarrow (X) \ EXOR(j) \\ &j = 0 \ to \ 3 \\ &(Y) \longleftarrow (Y) + 1 \end{aligned} $

	∠	
Skip condition	flag	Detailed description
Orap corramon	Carry flag	Dotaliou docomption
	Ca	
_	_	Transfers the contents of register B to register A.
_	_	Transfers the contents of register A to register B.
		The state of the s
_	_	Transfers the contents of register Y to register A.
		Transition the contents of register 1 to register 7.
_	_	Transfers the contents of register A to register Y.
		Transition and derivative of register 7. to register 1.
_	_	Transfers the contents of registers A and B to register E.
		Transiers the contents of registers A and B to register E.
	_	Transfers the contents of register E to registers A and B
_	-	Transfers the contents of register E to registers A and B.
	_	Transfers the contents of register A to register D.
_	-	Transiers the contents of register A to register D.
Continuous	+	Loade the value v in the immediate field to register V and the value v in the immediate field to register
	-	Loads the value x in the immediate field to register X, and the value y in the immediate field to register
description		Y.
		When the LXY instructions are continuously coded and executed, only the first LXY instruction is executed
		and other LXY instructions coded continuously are skipped.
(Y) = 0	-	Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the
		next instruction is skipped.
(Y) = 15	-	Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y
		is 15, the next instruction is skipped.
_	-	After transferring the contents of M(DP) to register A, an exclusive OR operation is performed between
		register X and the value j in the immediate field, and stores the result in register X.
_	-	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is
		performed between register X and the value j in the immediate field, and stores the result in register X.
(Y) = 15	-	After exchanging the contents of $M(DP)$ with the contents of register A, an exclusive OR operation is
		performed between register X and the value j in the immediate field, and stores the result in register X.
		Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y
		is 15, the next instruction is skipped.
(Y) = 0	-	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is
		performed between register X and the value j in the immediate field, and stores the result in register X.
		Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the
		next instruction is skipped.



Parameter						Ir	nstru	ıctio	n co	de				er of ds	er of	
Type of instructions	Mnemonic	D8	D7	D ₆	D ₅	D4	Dз	D ₂	D ₁	D ₀	1	adec otatio		Number of words	Number of cycles	Function
	LA n	0	1	0	1	1	nз	n ₂	n1	n ₀	0	В	n	1	1	(A) ← n n = 0 to 15
	TABP p	0	1	0	0	1	р3	p2	p1	po	0	9	p	1	3	$\begin{array}{l} n = 0 \text{ to } 15 \\ \\ (SK(SP)) \leftarrow (PC) \\ (SP) \leftarrow (SP) + 1 \\ (PCH) \leftarrow p \text{ (Note)} \\ (PCL) \leftarrow (DR2-DR0, A3-A0) \\ \\ When \ URS=0, \\ (B) \leftarrow (ROM(PC))7 \text{ to } 4 \\ (A) \leftarrow (ROM(PC))3 \text{ to } 0 \\ \\ When \ URS=1, \\ (CY) \leftarrow (ROM(PC))8 \\ (B) \leftarrow (ROM(PC))7 \text{ to } 4 \\ (A) \leftarrow (ROM(PC))7 \text{ to } 6 \\ (B) \leftarrow (ROM(PC))7 $
ration	АМ	0	0	0	0	0	1	0	1	0	0	0	Α	1	1	$(PC) \leftarrow (SK(SP))$ $(A) \leftarrow (A) + (M(DP))$
Arithmetic operation	AMC	0	0	0	0	0	1	0	1	1	0	0	В	1	1	$(A) \leftarrow (A) + (M(DP)) + (CY)$ $(CY) \leftarrow Carry$
Arithn	A n	0	1	0	1	0	nз	n ₂	n1	no	0	Α	n	1	1	$(A) \leftarrow (A) + n$ n = 0 to 15
	sc	0	0	0	0	0	0	1	1	1	0	0	7	1	1	(CY) ← 1
	RC	0	0	0	0	0	0	1	1	0	0	0	6	1	1	(CY) ← 0
	SZC	0	0	0	1	0	1	1	1	1	0	2	F	1	1	(CY) = 0 ?
	СМА			0			1		0			1		1	1	$(A) \leftarrow (\overline{A})$
	RAR			0		1			0			1		1	1	CY A3A2A1A0
	LGOP	0	0	1	0	0	0	0	0	1	0	4	1	1	1	Logic operation instruction XOR, OR, AND

Note: p is 0 to 15.

Skip condition	Carry flag CY	Detailed description
Continuous description	_	Loads the value n in the immediate field to register A. When the LA instructions are continuously coded and executed, only the first LA instruction is executed and other LA instructions coded continuously are skipped.
-	_	Transfers bits 7 to 4 to register B and bits 3 to 0 to register A when URS flag is cleared to "0." These bits 7 to 0 are the ROM pattern in address (DR ₂ DR ₁ DR ₀ A ₃ A ₂ A ₁ A ₀) specified by registers A and D in page p.
	0/1	Transfers bit 8 of ROM pattern is transferred to flag CY when URS flag is set to "1" (after the URSC instruction is executed). (One of stack is used when the TABP p instruction is executed.)
-	-	Adds the contents of M(DP) to register A. Stores the result in register A. The contents of carry flag CY remains unchanged.
-	0/1	Adds the contents of M(DP) and carry flag CY to register A. Stores the result in register A and carry flag CY.
Overflow = 0	_	Adds the value n in the immediate field to register A. The contents of carry flag CY remains unchanged. Skips the next instruction when there is no overflow as the result of operation.
-	1	Sets (1) to carry flag CY.
-	0	Clears (0) to carry flag CY.
(CY) = 0	-	Skips the next instruction when the contents of carry flag CY is "0."
-	-	Stores the one's complement for register A's contents in register A.
-	0/1	Rotates 1 bit of the contents of register A including the contents of carry flag CY to the right.
-	_	Executes the logic operation selected by logic operation selection register LO between the contents of register A and register E, and stores the result in register A.



Parameter						lı	nstru	ıctio	n co	de				er of	er of			
Type of instructions	Mnemonic	D8	D7	D ₆	D ₅	D4	Дз	D ₂	D ₁	D ₀		adec otati		Number of words	Number of cycles	Function		
	SB j	0	0	1	0	1	1	1	j1	jo	0	5	C +j	1		$(Mj(DP)) \leftarrow 1$ j = 0 to 3		
Bit operation	RB j	0	0	1	0	0	1	1	j1	jo	0	4	C +j	1		(Mj(DP)) ← 0 j = 0 to 3		
Bit	SZB j	0	0	0	1	0	0	0	j1	j o	0	2	j	1		(Mj(DP)) = 0 ? j = 0 to 3		
5 -	SEAM	0	0	0	1	0	0	1	1	0	0	2	6	1	1	(A) = (M(DP)) ?		
Comparison operation	SEA n	0	0	0	1	0	0	1	0	1	0	2	5	2		(A) = n ? n = 0 to 15		
ပို		0	1	0	1	1	nз	n ₂	n1	n ₀	0	В	n					
	Ва	1	1	a 6	a 5	a 4	a 3	a 2	a 1	a 0	1	8 +a	а	1	1	(PCL) ← a6-a0		
	BL p, a	0	0	0	1	1	рз	p ₂	p 1	p ₀	0	3	p	2	2	(PCH) ← p (PCL) ← a6–a0 (Note)		
Branch operation		1	1	a 6	a 5	a 4	a 3	a 2	a 1	a 0	1	8 +a	а			(Note)		
do you	ВА а	0	0	0	0	0	0	0	0	1	0	0	1	2	2	(PCL) ← (a6-a₄, A₃-A₀)		
Brar		1	1	a 6	a 5	a 4	a 3	a 2	a1	a 0	1	8 +a	а					
	BLA p, a	0	0	0	0	1	0	0	0	0	0	1	0	2	2	(PC _H) ← p (PC _L) ← (a6-a ₄ , A ₃ -A ₀)		
	:- 0 t- 45	1	1	a 6	a 5	a4	рз	p ₂	p ₁	p ₀	1	8 +a	р			(Note)		

Note: p is 0 to 15.

Skip condition	Carry flag CY	Detailed description
-	-	Sets (1) the contents of bit j (bit specified by the value j in the immediate field) of M(DP).
-	-	Clears (0) the contents of bit j (bit specified by the value j in the immediate field) of M(DP).
(Mj(DP)) = 0 j = 0 to 3	_	Skips the next instruction when the contents of bit j (bit specified by the value j in the immediate field) of M(DP) is "0."
(A) = (M(DP))	-	Skips the next instruction when the contents of register A is equal to the contents of M(DP).
(A) = n n = 0 to 15	_	Skips the next instruction when the contents of register A is equal to the value n in the immediate field.
_	-	Branch within a page : Branches to address a in the identical page.
-	_	Branch out of a page : Branches to address a in page p.
_	_	Branch within a page: Branches to address (a6 a5 a4 A3 A2 A1 A0) determined by replacing the low-order 4 bits of the address a in the identical page with register A.
_	_	Branch out of a page: Branches to address (as as a4 A3 A2 A1 A0) determined by replacing the low-order 4 bits of the address a in page p with register A.

Parameter						I	nstru	ıctio	n co	de				r of s	r of s			
Type of instructions	Mnemonic	D8	D7	D ₆	D ₅	D4	Дз	D ₂	D ₁	D ₀	Hex	adec tati		Number of words	Number of cycles	Function		
	ВМ а	1	0	a 6	a 5	a 4	a 3	a 2	a ₁	a 0	1	а	а	1	1	$(SK(SP)) \leftarrow (PC)$ $(SP) \leftarrow (SP) + 1$ $(PCH) \leftarrow 2$ $(PCL) \leftarrow a_6-a_0$		
peration	BML p, a	0	0	1	1	1	рз	p ₂	p 1	p ₀	0	7	р	2	2	$(SK(SP)) \leftarrow (PC)$ $(SP) \leftarrow (SP) + 1$ $(PCH) \leftarrow p$		
Subroutine operation		1	0	a 6	a 5	a 4	a 3	a 2	a 1	a 0	1	а	а			(PCL) ← a6–a0 (Note)		
Sul	BMLA p, a	0	0	1	0	1	0	0	0	0	0	5	0	2	2	$(SK(SP)) \leftarrow (PC)$ $(SP) \leftarrow (SP) + 1$		
		1	0	a 6	a 5	a 4	рз	p ₂	p ₁	po	1	а	р			(PC _H) ← p (PC _L) ← (a ₆ –a ₄ , A ₃ –A ₀) (Note)		
peration	RT	0	0	1	0	0	0	1	0	0	0	4	4	1	2	$(SP) \leftarrow (SP) - 1$ $(PC) \leftarrow (SK(SP))$		
Return operation	RTS	0	0	1	0	0	0	1	0	1	0	4	5	1	2	$(SP) \leftarrow (SP) - 1$ $(PC) \leftarrow (SK(SP))$		
	T1AB	0	0	1	0	0	0	1	1	1	0	4	7	1	1	at timer 1 stop (V10=0) $ (R17-R14) \leftarrow (B), \ (R13-R10) \leftarrow (A) \\ (T17-T14) \leftarrow (B), \ (T13-T10) \leftarrow (A) \\ \text{at timer 1 operating (V10=1)} \\ (R17-R14) \leftarrow (B), \ (R13-R10) \leftarrow (A) $		
u	TAB1	0	0	1	0	1	0	1	1	1	0	5	7	1	1	(B) ← (T17–T14) (A) ← (T13–T10)		
peratio	TV1A	0	0	1	0	1	1	0	1	1	0	5	В	1	1	$(V12-V10) \leftarrow (A2-A0)$		
Timer operation	SNZT1	0	0	1	0	0	0	0	1	0	0	4	2	1	1	(T1F) = 1 ? $(T1F) \leftarrow 0$		
	T2AB	0	1	0	0	0	1	0	0	0	0	8	8	1	1	$(R2L7-R2L4) \leftarrow (B)$ $(R2L3-R2L0) \leftarrow (A)$ $(T27-T24) \leftarrow (B)$, $(T23-T20) \leftarrow (A)$		

Note: p is 0 to 15.



Skip condition	Carry flag CY	Detailed description
_	_	Call the subroutine in page 2 : Calls the subroutine at address a in page 2.
_	_	Call the subroutine : Calls the subroutine at address a in page p.
_	_	Call the subroutine: Calls the subroutine at address (a6 a5 a4 A3 A2 A1 A0) determined by replacing the low-order 4 bits of address a in page p with register A.
_	-	Returns from subroutine to the routine called the subroutine.
Skip at uncondition	_	Returns from subroutine to the routine called the subroutine, and skips the next instruction at uncondition.
_	-	At timer 1 stop (V1 ₀ = 0), transfers the contents of register A and register B to timer 1 and reload
		register R1.
		At timer 1 operating (V10 = 1), transfers the contents of register A and register B to reload register R1.
-	-	Transfers the contents of timer 1 to registers A and B.
-	_	Transfers the contents of register A to registers V1.
(T1F) = 1	_	Clears T1F flag and skips the next instruction when the contents of T1F flag is "1."
-	_	Transfers the contents of register A and register B to timer 2 and reload register R2L.



Parameter						lı	nstru	ıctio	n co	de				er of ser			
Type of instructions	Mnemonic	D8	D7	D ₆	D ₅	D4	Dз	D ₂	D ₁	D ₀		adeo tati	dimal ion	Number of words	Number of cycles	Function	
	TAB2	0	0	1	0	0	0	0	0	0	0	4	0	1	1	(B) \leftarrow (T27–T24), (A) \leftarrow (T23–T20)	
	TV2A	0	0	1	0	1	1	0	1	0	0	5	Α	1	1	(V23−V20) ← (A3−A0)	
eration	SNZT2	0	0	1	0	1	0	0	1	0	0	5	2	1	1	(T2F) = 1 ? (T2F) ← 0	
Timer operation	Т2НАВ	0	1	0	0	0	1	0	0	1	0	8	9	1	1	$(R2H_7-R2H_4) \leftarrow (B)$ $(R2H_3-R2H_0) \leftarrow (A)$	
	T2R2L	0	0	1	0	1	0	0	1	1	0	5	3	1	1	$(T27-T24) \leftarrow (R2L7-R2L4)$ $(T23-T20) \leftarrow (R2L3-R2L0)$	
ve	SCAR	0	1	0	0	0	0	1	1	1	0	8	7	1	1	(CAR) ← 1	
Carrier wave control operation	RCAR	0	1	0	0	0	0	1	1	0	0	8	6	1	1	(CAR) ← 0	
	CLD	0	0	0	0	1	0	0	0	1	0	1	1	1	1	(D) ← 0	
	RD	0	0	0	0	1	0	1	0	0	0	1	4	1	1	$(D(Y)) \leftarrow 0$ $(Y) = 0 \text{ to } 7$	
	SD	0	0	0	0	1	0	1	0	1	0	1	5	1	1	$(D(Y)) \leftarrow 1$ $(Y) = 0 \text{ to } 7$	
	SZD	0	0	0	1	0	0	1	0	0	0	2	4	2	2	(D(Y)) = 0 ?	
ation		0	0	0	1	0	1	0	1	1	0	2	В			(Y) = 4 to 7	
Input/Output operation	OEA	0	1	0	0	0	0	1	0	0	0	8	4	1	1	(E1, E0) ← (A1, A0)	
dtnO/tr	IAE	0	0	1	0	1	0	1	1	0	0	5	6	1	1	$(A_2-A_0) \leftarrow (E_2-E_0)$	
lnpt	OGA	0	1	0	0	0	0	0	0	0	0	8	0	1	1	$(G) \leftarrow (A)$	
	IAG	0	0	0	1	0	1	0	0	0	0	2	8	1	1	$(A) \leftarrow (G)$	

Skip condition	Carry flag CY	Detailed description
-	-	Transfers the contents of timer 2 to registers A and B.
-	-	Transfers the contents of register A to registers V2.
(T2F) = 1	-	Clears T2F flag and skips the next instruction when the contents of T2F flag is "1."
-	_	Transfers the contents of register A and register B to reload register R2H.
-	_	Transfers the contents of reload register R2L to timer 2.
-	-	Sets (1) to port CARR output flag (CAR).
-	_	Clears (0) to port CARR output flag (CAR).
-	-	Clears (0) to port D (high-impedance state).
-	_	Clears (0) to a bit of port D specified by register Y (high-impedance state).
-	_	Sets (1) to a bit of port D specified by register Y.
(D(Y)) = 0 (Y) = 4 to 7	_	Skips the next instruction when a bit of port D specified by register Y is "0."
-	_	Outputs the contents of register A to port E.
-	-	Transfers the contents of port E to register A.
_	_	Outputs the contents of register A to port G.
_	_	Transfers the contents of port G to register A.



Parameter						Ir	nstru	ıctio	n co	de				r of r of s			
Type of instructions	Mnemonic	D8	D7	D ₆	D ₅	D4	Дз	D ₂	D ₁	D ₀	Hex	adec tati		Number of words	Number of cycles	Function	
	NOP	0	0	0	0	0	0	0	0	0	0	0	0	1	1	(PC) ← (PC) + 1	
	POF	0	0	0	0	0	1	1	0	1	0	0	D	1	1	RAM back-up	
	SNZP	0	0	0	0	0	0	0	1	1	0	0	3	1	1	(P) = 1 ?	
Other operation	ССК	0	0	1	0	1	1	0	0	1	0	5	9	1	1	STCK changes to f(XIN)	
Other	TLOA	0	0	1	0	1	1	0	0	0	0	5	8	1	1	$(LO_1, LO_0) \leftarrow (A_1, A_0)$	
	URSC	0	1	0	0	0	0	0	1	0	0	8	2	1	1	(URS) ← 1	
	TPU0A	0	1	0	0	0	1	1	1	1	0	8	F	1	1	(PU03−PU00) ← (A3−A0)	
	TPU1A	0	1	0	0	0	1	1	1	0	0	8	Ε	1	1	(PU13−PU10) ← (A3−A0)	
	WRST	0	0	0	0	0	1	1	1	1	0	0	F	1	1	(WDF1) ← 0	

Skip condition	Carry flag CY	Detailed description
-	-	No operation
_	_	Puts the system in RAM back-up state.
(P) = 1	_	Skips the next instruction when P flag is "1." After skipping, P flag remains unchanged.
-	_	System clock (STCK) changes to f(XIN) from f(XIN)/8. Execute this CCK instruction at address 0 in page 0.
_	_	Transfers the contents of register A to the logic operation selection register LO.
-	_	Sets the most significant ROM code reference enable flag (URS) to "1."
_	_	Transfers the contents of register A to register PU0.
_	-	Transfers the contents of register A to register PU1.
_	-	Initializes the watchdog timer flag (WDF1).

NST	RUC	TION	I COI	DE T	ABLE														
1	D8-D4	00000	00001	00010	00011	00100	00101	00110	00111	01000	01001	01010	01011	01100	01101	01110	01111	10000 10111	11000 11111
D3- D0	Hex.	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F	10–17	18–1F
0000	0	NOP	BLA	SZB 0	BL	TAB2	BMLA	XAM 0	BML	OGA	TABP 0	A 0	LA 0	LXY 0,0	LXY 1,0	LXY 2,0	LXY 3,0	вм	В
0001	1	ВА	CLD	SZB 1	BL	LGOP	_	XAM 1	BML	_	TABP 1	A 1	LA 1	LXY 0,1	LXY 1,1	LXY 2,1	LXY 3,1	ВМ	В
0010	2			SZB 2	BL	SNZT1	SNZT2	XAM 2	BML	URSC	TABP 2	A 2	LA 2	LXY 0,2	LXY 1,2	LXY 2,2	LXY 3,2	ВМ	В
0011	3	SNZP	INY	SZB 3	BL	_	T2R2L	XAM 3	BML	_	TABP 3	A 3	LA 3	LXY 0,3	LXY 1,3	LXY 2,3	LXY 3,3	ВМ	В
0100	4	_	RD	SZD	BL	RT	_	TAM 0	BML	OEA	TABP 4	A 4	LA 4	LXY 0,4	LXY 1,4	LXY 2,4	LXY 3,4	ВМ	В
0101	5	_	SD	SEAn	BL	RTS	_	TAM 1	BML	_	TABP 5	A 5	LA 5	LXY 0,5	LXY 1,5	LXY 2,5	LXY 3,5	ВМ	В
0110	6	RC	_	SEAM	BL	_	IAE	TAM 2	BML	RCAR	TABP 6	A 6	LA 6	LXY 0,6	LXY 1,6	LXY 2,6	LXY 3,6	ВМ	В
0111	7	sc	DEY	_	BL	T1AB	TAB1	TAM 3	BML	SCAR	TABP 7	A 7	LA 7	LXY 0,7	LXY 1,7	LXY 2,7	LXY 3,7	ВМ	В
1000	8			IAG	BL	_	TLOA	XAMI 0	BML	T2AB	TABP 8	A 8	LA 8	LXY 0,8	LXY 1,8	LXY 2,8	LXY 3,8	ВМ	В
1001	9	_	_	TDA	BL	_	сск	XAMI 1	BML	T2HAB	TABP 9	A 9	LA 9	LXY 0,9	LXY 1,9	LXY 2,9	LXY 3,9	ВМ	В
1010	А	AM	TEAB	TABE	BL	_	TV2A	XAMI 2	BML	_	TABP 10	A 10	LA 10	LXY 0,10	LXY 1,10	LXY 2,10	LXY 3,10	ВМ	В
1011	В	AMC	_	_	BL	_	TV1A	XAMI 3	BML	_	TABP 11	A 11	LA 11	LXY 011	LXY 1,11	LXY 2,11	LXY 3,11	ВМ	В
1100	С	TYA	СМА	_	BL	RB 0	SB 0	XAMD 0	BML	_	TABP 12	A 12	LA 12	LXY 0,12	LXY 1,12	LXY 2,12	LXY 3,12	ВМ	В
1101	D	POF	RAR	_	BL	RB 1	SB 1	XAMD 1	BML	_	TABP 13	A 13	LA 13	LXY 0,13	LXY 1,13	LXY 2,13	LXY 3,13	ВМ	В
1110	Е	TBA	TAB	_	BL	RB 2	SB 2	XAMD 2	BML	TPU1A	TABP 14	A 14	LA 14	LXY 0,14	LXY 1,14	LXY 2,14	LXY 3,14	ВМ	В
1111	F	WRST	TAY	SZC	BL	RB 3	SB 3	XAMD 3	BML	TPU0A	TABP 15	A 15	LA 15	LXY 0,15	LXY 1,15	LXY 2,15	LXY 3,15	ВМ	В

The above table shows the relationship between machine language codes and machine language instructions. D3–D0 show the low-order 4 bits of the machine language code, and D8–D4 show the high-order 5 bits of the machine language code. The hexadecimal representation of the code is also provided. There are one-word instructions and two-word instructions, but only the first word of each instruction is shown. Do not use the code marked "—."

The codes for the second word of a two-word instruction are described below.

	The second word											
BL	1 1aaa aaaa											
BML	1 Oaaa aaaa											
ВА	1 1aaa aaaa											
BLA	1 1aaa pppp											
BMLA	1 Oaaa pppp											
SEA	0 1011 nnnn											
SZD	0 0010 1011											



REGISTER STRUCTURE

	Timer control register V1	at	t reset : 0002	at RAM back-up : 0002 W					
V12	Corrier ways autout auto control hit	0	Auto-control output	by timer 1 is invalid					
V 12	Carrier wave output auto-control bit	1	Auto-control output by timer 1 is valid						
V1 ₁	Timer 1 count source selection bit	0	0 Carrier wave output (CARRY)						
V 11	Timer i count source selection bit	1	Bit 5 of watchdog timer (WDT)						
\/4°	Timer 4 central hit	0	Stop (Timer 1 state retained)						
V10	Timer 1 control bit	1	Operating						

	Timer control register V2		reset: 00002	at RAM back-up : 00002	W			
1/20	Carrier ways "H" interval expansion bit	0	To expand "H" inte	rval is invalid				
V23	Carrier wave "H" interval expansion bit	1	To expand "H" inte	rval is valid (when V2 ₂ =1 selected)				
1/20	Corrier ways generation function control hit	0	Carrier wave gener	ration function invalid				
V2 ₂	Carrier wave generation function control bit	1	Carrier wave gener	ration function valid				
1/0	Times 2 count course calcution hit	0	f(XIN)					
V21	Timer 2 count source selection bit	1	f(XIN)/2					
1/20	Timer 2 control bit	0	Stop (Timer 2 state retained)					
V20	Timer 2 control bit	1	Operating					

Lo	Logic operation selection register LO		at reset : 002 at RAM back-up		at RAM back-up : 002	W
			LO ₀		Logic operation function	
LO ₁	Logic operation selection bits	0	0	Exclusive logic OR operation (XOR)		
		0	1	OR operation (OR)		
LO ₀		1 0 AND operation (AND)	D)			
		1	1	Not available		

	Pull-down control register PU0		reset: 00002	at RAM back-up : state retained	W		
PU03	Ports G ₂ , G ₃ pull-down transistor control	0	Pull-down transistor OFF, key-on wakeup invalid				
PU03	bit	1	Pull-down transistor ON, key-on wakeup valid				
PU0 ₂	Ports G ₀ , G ₁ pull-down transistor control	0	Pull-down transistor OFF, key-on wakeup invalid				
PU02	bit	1	Pull-down transisto	r ON, key-on wakeup valid			
PU0 ₁	Port F. will down transistor control hit	0	Pull-down transistor OFF, key-on wakeup invalid				
P001	Port E ₁ pull-down transistor control bit	1	Pull-down transistor ON, key-on wakeup valid				
PU00	Port Es pull down transistor control bit	0	0 Pull-down transistor OFF, key-on wakeup inval				
F 000	Port E ₀ pull-down transistor control bit	1	Pull-down transistor ON, key-on wakeup valid				

Pull-down control register PU1			at reset : 00002 at RAM back-up : state retained				
PU13	Dort De null down transister central hit	0	Pull-down transistor OFF, key-on wakeup invalid				
	Port D ₇ pull-down transistor control bit	1	Pull-down transisto	r ON, key-on wakeup valid			
PU12	Port De null down transister central hit	0	Pull-down transistor OFF, key-on wakeup invalid				
F 0 12	Port De pull-down transistor control bit	1	Pull-down transistor ON, key-on wakeup valid				
PU1 ₁	Port D ₅ pull-down transistor control bit	0	Pull-down transistor OFF, key-on wakeup invalid				
PUII	Port Ds pull-down transistor control bit	1	Pull-down transistor ON, key-on wakeup valid				
PU10	Port D4 pull-down transistor control bit	0	Pull-down transisto	r OFF, key-on wakeup invalid			
F 0 10	Port D4 pull-down transistor control bit	1	Pull-down transistor ON, key-on wakeup valid				

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
Vdd	Supply voltage		-0.3 to 5	V
Vı	Input voltage		-0.3 to VDD+0.3	V
Vo	Output voltage		-0.3 to VDD+0.3	V
Pd	Power dissipation	Ta = 25 °C	300	mW
Topr	Operating temperature range		-20 to 85	°C
Tstg	Storage temperature range		-40 to 125	°C

RECOMMENDED OPERATING CONDITIONS

 $(Ta = -20 \, ^{\circ}\text{C} \text{ to } 85 \, ^{\circ}\text{C}, \, \text{V}_{\text{DD}} = 1.8 \, \text{V} \text{ to } 3.6 \, \text{V}, \, \text{unless otherwise noted})$

Cb. a.l					Limits		11.2
Symbol	Pi	arameter	Conditions	Min.	Тур.	Max.	Unit
VDD	Supply voltage			1.8		3.6	V
VRAM	RAM back-up voltage (a	t RAM back-up mode)		1.1		3.6	V
Vss	Supply voltage				0		V
ViH	"H" level input voltage Po	orts D4-D7, E, G	VDD = 3.0 V	0.7Vdd		VDD	V
ViH	"H" level input voltage X	N	VDD = 3.0 V	0.8Vpp		VDD	V
VIL	"L" level input voltage Po	orts D4–D7, E, G	VDD = 3.0 V	0		0.2VDD	V
VIL	"L" level input voltage XII	N	VDD = 3.0 V	0		0.2VDD	V
Iон(peak)	"H" level peak output cur	rent Ports D, E ₁ , G	VDD = 3.0 V			-4	mA
Іон(peak)	"H" level peak output cur	rent Port Eo	VDD = 3.0 V			-24	mA
Іон(peak)	"H" level peak output current CARR		VDD = 3.0 V			-20	mA
loL(peak)	"L" level peak output current CARR		VDD = 3.0 V			4	mA
Іон(avg)	"H" level average output	current Ports D, E ₁ , G	VDD = 3.0 V			-2	mA
Іон(avg)	"H" level average output	current Port Eo	VDD = 3.0 V			-12	mA
Iон(avg)	"H" level average output	current CARR	VDD = 3.0 V			-10	mA
lo _L (avg)	"L" level average output	current CARR	VDD = 3.0 V			2	mA
f(XIN)	System clock frequency	when $STCK = f(XIN)/8$ selected	Ceramic resonance			4	MHz
		when $STCK = f(XIN)$ selected	Ceramic resonance			500	kHz
VDET	Voltage drop detection c	ircuit detection voltage		1.10		1.80	V
			Ta=25 °C	1.40	1.50	1.56	1
TDET	Voltage drop detection c	ircuit low voltage	When supply voltage passes		0.2	1.2	ms
	determination time		the detected voltage at ±50V/s.				
TPON	Power-on reset circuit va	alid power source rising time	V _{DD} = 0 to 2.2 V			1	ms

Note: The average output current ratings are the average current value during 100 ms.




ELECTRICAL CHARACTERISTICS

(Ta = -20 °C to 85 °C, V_{DD} = 3 V, unless otherwise noted)


Cumbal	Parameter	Test conditions		Limits		1.126
Symbol	Parameter	rest conditions	Min.	Тур.	Max.	Unit
Vol	"L" level output voltage Port CARR	IoL = 2 mA			0.9	V
Vol	"L" level output voltage Хоит	IoL = 0.2 mA			0.9	V
Vон	"H" level output voltage Ports D, E1, G	Iон = −2 mA	2.1			V
Vон	"H" level output voltage Port Eo	Iон = −12 mA	1.5			V
Vон	"H" level output voltage CARR	Iон = −10 mA	1.0			V
Vон	"H" level output voltage Хоот	Iон = −0.2 mA	2.1			V
lıL	"L" level input current Ports D4-D7, E, G	Vı = Vss			-1	μΑ
Iн	"H" level input current Ports Eo, E1	VI = VDD			1	μΑ
		Pull-down transistor in off-state				
loz	Output current at off-state Ports D, E ₀ , E ₁ , G	Vo = Vss			-1	μΑ
IDD	Supply current (when operating)	f(XIN) = 4.0 MHz		400	800	μΑ
		f(XIN) = 500 kHz		250	500	μΑ
	Supply current (at RAM back-up)			1	3	μΑ
		Ta = 25 °C		0.1	0.5	μΑ
Rрн	Pull-down resistor value Ports D4-D7, E, G	VDD = 3 V, VI = 3 V	75	150	300	kΩ
Rosc	Feedback resistor value between XIN-XOUT		700		3200	kΩ

BASIC TIMING DIAGRAM





PACKAGE OUTLINE



REVISION HISTORY

4283 Group Data Sheet

Rev.	Date		Description
		Page	Summary
1.00	Jan. 07, 2005	-	First edition issued.
1.01 Mar. 20, 2006 24 The followings of LIST OF PRECA		24	The followings of LIST OF PRECAUTIONS revised.
			(12)Overvoltage \rightarrow (12)QzROM revised.
			(13)Notes On ROM Code Protect added.
		\rightarrow	Pages 27, 38, 52-55: SNZT1 and SNZT2 revised.
		62	Package outline revised.

Renesas Technology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.

2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.

3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors.

Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

- Hease also pay attention to information published by Reflessa's Technology Corp. by Various Healins, including the Reflessa's Technology Corp. Semiconductor home page (http://www.renessas.com).

 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.

 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater

product contained herein for any specific purposes, such as apparatus or systems for transportation, veniturial, ineutical, aerospace, nacroal, or analysis use.

6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.

7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

RENESAS SALES OFFICES

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510

© 2006. Renesas Technology Corp., All rights reserved. Printed in Japan.

http://www.renesas.com