RENESAS

M306H5MG-XXXFP/MC-XXXFP/FGFP

SNGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA ACQUISITION CONTROLLER

REJ03B0095-0100Z Rev.1.20 Dec 13, 2005

1. DESCRIPTION

The M306H5MG/MC-XXXFP and M306H5FGFP are single-chip microcomputers using the high-performance silicon gate CMOS process using a M16C/60 Series CPU core and is packaged in a 116-pin plastic molded QFP. This single-chip microcomputer operates using sophisticated instructions featuring a high level of instruction efficiency. With 1M bytes of address space, this is capable of executing instructions at high speed. This also features a built-in data acquisition circuit, making this correspondence to Global broadcasting service.

1.1 Features

Memory capacity	. <rom>256K/128K bytes</rom>
	<ram>8K/5K bytes</ram>
• Shortest instruction execution time	.62.5 ns (f(XIN)=16 MHz)
Supply voltage	.VCC1=3.00 V to VCC2, VCC2=4.5 V to 5.5V(at f(XIN)=16 MHz)
	VCC1=2.00 V to VCC2, VCC2=2.00V to 5.5V(at f(XCIN)=32kHz)
	*Vcc2=2.0 V to 2.9 V: Operates only in the low power
	dissipation mode
Interrupts	.25 internal and 8 external interrupt sources, 4 software
	interrupt sources; 7 levels (Including key input interrupt)
Multifunction 16-bit timer	.5 output timers + 6 input timers
• Serial I/O	.5 channels
	UART/clock synchronous: 3
	Clock synchronous: 2
• DMAC	. 2 channels (trigger: 24 sources)
• A-D converter	.8 bits X 8 channels (Expandable up to 10 channels)
CRC calculation circuit	.1 circuit
Watchdog timer	.1 line
Programmable I/O	.87 lines (P6 to P7, P80 to P84: Can be used as 3.3 V interface)
Input port	.1 port (P85 shared with NMI pin)
Output port	.1 port (P11 shared with SLICEON pin)
Chip select output	.4 lines
Clock generating circuit	.2 built-in circuits
	(built-in feedback resistor, external ceramic or crystal oscillator is required)
Data acquisition circuit	For PDC, VPS, EPG-J, XDS and WSS

1.2 Applications

DVD recorder, HDD recorder



Table of contents

1.	DESCRIPTION	1
	1.1 Features	1
	1.2 Applications	1
	1.3 Pin Configuration	3
	1.4 Performance Outline	4
	1.5 Block Diagram	6
2.	OPERATION OF FUNCTIONAL BLOCKS	10
	2.1 Memory	10
	2.2 Central Processing Unit (CPU)	11
	2.3 Reset	13
	2.4 Processor Mode	23
	2.5 Clock Generating Circuit	39
	2.6 Protection	56
	2.7 Interrupt	57
	2.8 Watchdog Timer	75
	2.9 DMAC	77
	2.10 Timer	87
	2.11 Serial I/O	108
	2.12 A-D Converter	158
	2.13 CRC Calculation Circuit	175
	2.14 Expansion Function	177
	2.15 Programmable I/O Ports	237
3.	ELECTRICAL CHARACTERISTICS	249
4.	FLASH MEMORY VERSION	275
	4.1 Flash Memory Performance	275
	4.2 Memory Map	277
	4.3 Software Commands	289
5.	PACKAGE OUTLINE	304
6.	USAGE NOTES	305
7.	DIFFERENCES BETWEEN	
	M306H5 AND M306H3	323



1.3 Pin Configuration

Figures 1.3.1 shows the pin configuration (top view).



Figure 1.3.1 Pin configuration (top view)

Rev.1.20 Dec 13, 2005 page 3 of 323 REJ03B0095-0100Z

1.4 Performance Outline

Table 1.4.1 is a performance outline.

Table 1.4.1 Performance outline

Item		Performance		
Number of basic instructions		91 instructions		
Shortest instruction execution time		62.5 ns (f(XIN)= 16MHz, VCC= 4.5V to 5.5V)		
Memory	ROM	Refer to the Product table (Fig. 1.4.2)		
capacity	RAM	Refer to the Product table (Fig. 1.4.2)		
I/O port	P0 to P5, P86 to P87, P9 to P10	8 bits x 8, 2 bits x 1 : VCC2 system		
	P6 to P7, P80 to P84	8 bits x 2, 5 bits x 1 : VCC1 system		
Input port	P85	1 bit x 1 (NMI pin VCC2 level judgment) : VCC2 system		
Output	P11	1 bit x 1		
Multifunction t	imer	16 bits x 5 channels (TA0, TA1, TA2, TA3, TA4)		
		16 bits x 6 channels (TB0, TB1, TB2, TB3, TB4, TB5)		
Serial I/O		3 channels (UART0, UART1, UART2)		
		UART, clock synchronous, I ² C bus (option, Note 1), or IEBus		
		(option, Note 2)		
		2 channels (SI/O3, SI/O4)		
		Clock synchronous		
A-D converter		8 bits x (8 + 2) channels		
DMAC		2 channels (trigger: 24 sources)		
CRC calculati	on circuit	CRC-CCITT		
Watchdog tim	er	15 bits x 1 (with prescaler)		
Interrupt	1terrupt 25 internal and 8 external sources, 4 software sources, 7 levels			
Clock generat	ion circuit	2 circuits		
		 Main clock (These circuits contain a built-in feedback 		
		• Sub-clock fresistor for external ceramic or crystal oscillator)		
Power supply v	oltage	VCC1=3.00 V to VCC2, VCC2= 4.5 V to 5.5 V (at f(XIN)=16MHz)		
		VCC1=3.00 V to VCC2, VCC2= 4.00 V to 5.5 V (at f(XIN)=16MHz)		
		(Note 3)		
		VCC1=2.90 V to VCC2. VCC2= 2.90 V to 5.5 V (at f(XIN)=16MHz.		
		at divide-by-8 or 16) (Note 3)		
		VCC1=2.0 V to VCC2, VCC2=2.0 V to 5.5 V (at $f(XCIN)=32kHZ$,		
only low-power consumption mode) (Note 3) (Note 4)		only low-power comsumption mode) (Note 3) (Note 4)		
Flash memory	Program/erase voltage	0.U V ± U.20 V		
	Number of program/erase	3 100 times		
Device configuration		CMOS high performance silicon gate		
Package		116-pin plastic mold QFP		
Data acquisitionSlice RAM864 bytes (48 × 18 × 8-bit)		864 bytes (48 × 18 × 8-bit)		
	Data acquisition circuit	Corresponds to PDC, VPS, EPG-J, XDS and WSS		

Notes:

1. I²C bus is a registered trademark of Koninklijke Philips Electronics N.V.

If you desire this option, please so specify.

- 2. IEBus is a registered trademark of NEC Electronics Corporation.
- 3. If the VCC2 supply voltage is less than 4.50 V, the A-D converter, data slicer cannot be used.
- 4. If the VCC2 supply voltage is less than 2.60 V, be aware that only the CPU, RAM, clock timer, interrupt, and Input/Output ports can be used. Other control circuits (e.g., timers A and B, serial I/O, UART) cannot be used.

Rev.1.20 Dec 13, 2005 page 4 of 323 REJ03B0095-0100Z

Figure 1.4.2 Product table

Type No.	ROM capacity	RAM capacity	Package type	Remarks	
M306H5MG-XXXFP	256K bytes	8K bytes		Maak DOM version	
M306H5MC-XXXFP	128K bytes 5K bytes		116P6A-A	Mask ROW Version	
M306H5FGFP	256K bytes	8K bytes		Flash Memory version	



Figure 1.4.1 Type No, Memory Size, and Package



1.5 Block Diagram

Figure 1.5.1 is a block diagram.



Figure 1.5.1 Block diagram

Table	1.5.1	Pin	Description

Pin name	Signal name	I/O type	Power supply	Function	
VCC1, VCC2, VSS	Power supply input			Apply 2.00 V to 5.5 V to the Vcc1 and Vcc2 pins. Apply 0 V to the Vss pin. Input condition of Vcc1 and Vcc2 are Vcc1 \leq Vcc2. (Note 1)	
CNVss	CNVss	Input	VCC2	This pin switches between processor modes. Connect this pin to VSS pin when after a reset you want to start operation in single-chip mode (memory expansion mode) or the VCC pin when starting operation in microprocessor mode.	
RESET	Reset input	Input	VCC2	"L" on this input resets the microcomputer.	
XIN	Clock input	Input	VCC2	These pins are provided for the main clock generating circuit input/	
Хоит	Clock output	Output		OUTput. Connect a ceramic resonator or crystal between the XIN and the XOUT pins. To use an externally derived clock, input it to the XIN pin and leave the XOUT pin open.	
BYTE	External data bus width select input	Input	VCC2	This pin selects the width of an external data bus. A 16-bit width is selected when this input is "L"; an 8-bit width is selected when this input is "H". This input must be fixed to either "H" or "L". Connect this pin to the Vss when single-chip mode.	
AVcc	Analog power supply input			This pin is a power supply input for the A-D converter. Connect this pin to Vcc.	
AVss	Analog power supply input			This pin is a power supply input for the A-D converter. Connect this pin to Vss.	
Vref	Reference voltage input	Input		This pin is a reference voltage input for the A-D converter.	
P00 to P07	I/O port P0	Input/output	VCC2	This is an 8-bit CMOS I/O port. This port has an input/output select direction register, allowing each pin in that port to be directed for input o output individually. If any port is set for input, selection can be made for it in a program whether or not to have a pull-up resistor in 4 bit units. This selection is unavailable in memory extension and microprocessor modes.	
Do to D7		Input/output		When set as a separate bus, these pins input and output data (Do to D7).	
P10 to P17	I/O port P1	Input/output	VCC2	This is an 8-bit I/O port equivalent to P0. Pins in this port also function as INT interrupt input pins as selected by software.	
D8 to D15		Input/output		When set as a separate bus, these pins input and output data (D8 to D15).	
P20 to P27	I/O port P2	Input/output	VCC2	This is an 8-bit I/O port equivalent to P0.	
A0 to A7		Output		These pins output 8 low-order address bits (Ao to A7).	
Ao/Do to A7/D7		Input/output		If the external bus is set as an 8-bit wide multiplexed bus, these pins input and output data (Do to D7) and output 8 low-order address bits (Ao to A7) separated in time by multiplexing.	
A0 A1/D0 to A7/D6		Output Input/output	-	If the external bus is set as a 16-bit wide multiplexed bus, these pins input and output data (Do to D6) and output address (A1 to A7) separated in time by multiplexing. They also output address (A0).	
P30 to P37	I/O port P3	Input/output	VCC2	This is an 8-bit I/O port equivalent to P0.	
A8 to A15		Output		These pins output 8 middle-order address bits (A8 to A15).	
A8/D7, A9 to A15		Input/output Output		If the external bus is set as a 16-bit wide multiplexed bus, these pins input and output data (D7) and output address (A8) separated in time by multiplexing. They also output address (A9 to A15).	
P40 to P47	I/O port P4	Input/output	VCC2	This is an 8-bit I/O port equivalent to P0.	
CS0 to CS3, A16 to A19		Output Output		These pins output CS0 to CS3 signals and A16 to A19. CS0 to CS3 are chip select signals used to specify an access space. A16 to A19 are 4 high-order address bits.	

Note 1: In this datasheet, hereafter, VCC refers to VCC2 unless otherwise noted.

Rev.1.20 Dec 13, 2005 page 7 of 323 REJ03B0095-0100Z

Pin name	Signal name	I/O type	Power supply	Function
P50 to P57 WRL / WR, WRH / BHE, RD, BCLK, HLDA, HOLD, ALE, RDY	I/O port P5	Input/output Output Output Output Output Input Output Input	Vcc2	 This is an 8-bit I/O port equivalent to P0. In single-chip mode, P57 in this port outputs a divide-by-8 or divide-by-32 clock of XIN or a clock of the same frequency as XCIN as selected by program. Output WRL, WRH (WR and BHE), RD, BCLK, HLDA, and ALE signals. WRL and WRH, and BHE and WR can be switched using program. WRL, WRH, and RD selected With a 16-bit external data bus, data is written to even addresses when the WRL signal is "L" and to the odd addresses when the WRH signal is "L". Data is read when RD is "L". WR, BHE, and RD selected Data is written when WR is "L". Data is read when RD is "L". Odd addresses are accessed when BHE is "L". Use this mode when using an 8-bit external data bus. While the input level at the HOLD pin is "L", the microcomputer is placed in the hold state. While in the hold state, HLDA outputs a "L" level. ALE is used to latch the address. While the input level of the RDY pin is "L", the microcomputer is in the wait state.
P60 to P67	I/O port P6	Input/output	VCC1	This is an 8-bit I/O port equivalent to P0. Pins in this port also function as UART0 and UART1 I/O pins as selected by program.
P70 to P77	I/O port P7	Input/output	VCC1	This is an 8-bit I/O port equivalent to P0 (P70 and P71 are N channel open-drain output). This port can function as input/output pins for timers A0 to A3 when so selected in a program. Furthermore, P70 to P73, and P71 can also function as input/output pins for UART2, an input pin for timer B5, respectively.
P80 to P84, P86, P87, P85	I/O port P80 to P84 I/O port P86 I/O port P87 I/O port P85	Input/output Input/output Input/output Input	Vcc1 (P80 to P84) Vcc2 (P85 to P87)	P80 to P84, P86, and P87 are I/O ports with the same functions as P0. When so selected in a program, P80 to P81 and P82 to P84 can function as input/output pins for timer A4 and INT interrupt input pins, respectively. P86 and P87, when so selected in a program, both can function as input/output pins for the subclock oscillator circuit. In that case, connect a crystal resonator between P86 (XCOUT pin) and P87 (XCIN pin). P85 is an input-only port shared with $\overline{\text{NMI}}$. An $\overline{\text{NMI}}$ interrupt is generated when input on this pin changes state from high to low. The $\overline{\text{NMI}}$ function cannot be disabled in a program. A pull-up cannot be set for this pin.
P90 to P97	I/O port P9	Input/output	VCC2	This is an 8-bit I/O port equivalent to P0. Pins in this port also function as SI/O3, 4 I/O pins, Timer B0 to B4 input pins, A-D converter extended input pins, A-D trigger input pins, or remote control input pins as selected by program.
P100 to P107	I/O port P10	Input/output	VCC2	This is an 8-bit I/O port equivalent to P0. Pins in this port also function as A-D converter input pins as selected by program. Furthermore, P104 to P107 also function as input pins for the key input interrupt function.
P11	Output port P11	Output	VDD2	This is a 1-bit output-only port. Pins in this port also function as SLICEON output pins as selected by program.

Table 1.5.2 Pin Description



Table 1.5.3	Pin	Description
-------------	-----	-------------

Pin name	Signal name	I/O type	Power supply	Function
VDD2, VSS2	Power supply input			Analog power supply pin. Apply the same potential as VCC2 to the VDD2 pin. Apply 0 V to the VSS2 pin.
VDD3, VSS3	Power supply input			Analog power supply pin. Apply the same potential as Vcc2 to the VDD3 pin. Apply 0 V to the Vss3 pin.
SVREF	Synchronous slice level input	Input	VCC2	When slice the vertical synchronous signal, input slice level.
CVIN1	Composite video signal input 1	Input	VCC2	This pin inputs the external composite video signal. Data-acquisition slices this signal internally by setting.
SYNCIN	Composite video signal input 2	Input	VCC2	This pin inputs the external composite video signal. Syncseparate circuit devides this signal internally.
START	Oscillation selection input	Input	VCC2	This pin selects the oscillation circuit. XIN-XOUT circuit is selected when this pin is "H"; XCIN-XCOUT circuit is selected when this pin is "L".
LP2	Filter output 1	Output	Vdd2	This is a filter output pin 1 (for fsc).
LP3	Filter output 2	Output	Vdd2	This is a filter output pin 2 (for VPS).
LP4	Filter output 3	Output	VDD2	This is a filter output pin 3 (for PDC).
TEST3	Vcc1 Power supply input select	Input	VCC2	Normally, please input "L" level. When Vcc1 power supply is off, please input "H" level.
M1	Mode selection input (M1 input)	Input	VDD2	In the flash memory version, connect this pin to the VDD2 when use microprocessor mode or memory expansion mode. Connect it to the Vss when use standard serial I/O mode (single-chip mode). In the mask ROM version, connect this pin to the Vss or the VDD2.
TEST1	Test input	Input		This is a test pin. Connect a capacitor.
TEST2	Test input	Input		This is a test pin. Connect this pin to the Vss.



2. OPERATION OF FUNCTIONAL BLOCKS

2.1 Memory

Figure 2.1.1 is a memory map of M306H5/MG-XXXFP/MC-XXXFP/FCFP. The address space extends the 1M bytes from address 0000016 to FFFF16.

The internal ROM is allocated in a lower address direction beginning with address FFFF16. An internal ROM of M306H5MC-XXXFP, for instance, is allocated to the addresses from E000016 to FFFF16.

The fixed interrupt vector table is allocated to the addresses from FFFDC16 to FFFF16. Therefore, store the start address of each interrupt routine here.

The internal RAM is allocated in an upper address direction beginning with address 0040016. An internal RAM of M306H5MC-XXXFP, for instance, is allocated to the addresses from 0040016 to 017FF16/ 023FF16. In addition to storing data, the internal RAM also stores the stack used when calling subroutines and when interrupts are generated.

The SFR is allocated to the addresses from 0000016 to 003FF16. Peripheral function control registers are located here. Of the SFR, any area which has no functions allocated is reserved for future use and cannot be used by users.

The special page vector table is allocated to the addresses from FFE0016 to FFFDB16. This vector is used by the JMPS or JSRS instruction. For details, refer to the "M16C/60 and M16C/20 Series Software Manual."

In memory expansion and microprocessor modes, some areas are reserved for future use and cannot be used by users.



Figure 2.1.1. Memory Map



2.2 Central Processing Unit (CPU)

Figure 2.2.1 shows the CPU registers. The CPU has 13 registers. Of these, R0, R1, R2, R3, A0, A1 and FB comprise a register bank. There are two register banks.



Figure 2.2.1. Central Processing Unit Register

(1) Data Registers (R0, R1, R2 and R3)

The R0 register consists of 16 bits, and is used mainly for transfers and arithmetic/logic operations. R1 to R3 are the same as R0.

The R0 register can be separated between high (R0H) and low (R0L) for use as two 8-bit data registers. R1H and R1L are the same as R0H and R0L. Conversely, R2 and R0 can be combined for use as a 32-bit data register (R2R0). R3R1 is the same as R2R0.

(2) Address Registers (A0 and A1)

The register A0 consists of 16 bits, and is used for address register indirect addressing and address register relative addressing. They also are used for transfers and logic/logic operations. A1 is the same as A0.

In some instructions, registers A1 and A0 can be combined for use as a 32-bit address register (A1A0).

Rev.1.20 Dec 13, 2005 page 11 of 323 REJ03B0095-0100Z

(3) Frame Base Register (FB)

FB is configured with 16 bits, and is used for FB relative addressing.

(4) Interrupt Table Register (INTB)

INTB is configured with 20 bits, indicating the start address of an interrupt vector table.

(5) Program Counter (PC)

PC is configured with 20 bits, indicating the address of an instruction to be executed.

(6) User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

Stack pointer (SP) comes in two types: USP and ISP, each configured with 16 bits. Your desired type of stack pointer (USP or ISP) can be selected by the U flag of FLG.

(7) Static Base Register (SB)

SB is configured with 16 bits, and is used for SB relative addressing.

(8) Flag Register (FLG)

FLG consists of 11 bits, indicating the CPU status.

Carry Flag (C Flag)

This flag retains a carry, borrow, or shift-out bit that has occurred in the arithmetic/logic unit.

• Debug Flag (D Flag)

The D flag is used exclusively for debugging purpose. During normal use, it must be set to "0".

• Zero Flag (Z Flag)

This flag is set to "1" when an arithmetic operation resulted in 0; otherwise, it is "0".

Sign Flag (S Flag)

This flag is set to "1" when an arithmetic operation resulted in a negative value; otherwise, it is "0".

Register Bank Select Flag (B Flag)

Register bank 0 is selected when this flag is "0"; register bank 1 is selected when this flag is "1".

Overflow Flag (O Flag)

This flag is set to "1" when the operation resulted in an overflow; otherwise, it is "0".

Interrupt Enable Flag (I Flag)

This flag enables a maskable interrupt.

Maskable interrupts are disabled when the I flag is "0", and are enabled when the I flag is "1". The I flag is cleared to "0" when the interrupt request is accepted.

Stack Pointer Select Flag (U Flag)

ISP is selected when the U flag is "0"; USP is selected when the U flag is "1".

The U flag is cleared to "0" when a hardware interrupt request is accepted or an INT instruction for software interrupt Nos. 0 to 31 is executed.

• Processor Interrupt Priority Level (IPL)

IPL is configured with three bits, for specification of up to eight processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has priority greater than IPL, the interrupt is enabled.

Reserved Area

When write to this bit, write "0". When read, its content is indeterminate.

2.3 Reset

There are three types of resets: a hardware reset, a software reset, and an watchdog timer reset.

2.3.1 Hardware Reset

A reset is applied using the RESET pin. When an "L" signal is applied to the RESET pin while the power supply voltage is within the recommended operating condition, the pins are initialized (see Table 2.3.1). The oscillation circuit is initialized and the main clock starts oscillating. When the input level at the RESET pin is released from "L" to "H", the CPU and SFR are initialized, and the program is executed starting from the address indicated by the reset vector. The internal RAM is not initialized. If the RESET pin is pulled "L" while writing to the internal RAM, the internal RAM becomes indeterminate.

Figure 2.3.1 shows the example reset circuit. Figure 2.3.2 shows the reset sequence. Table 2.3.1 shows the statuses of the other pins while the $\overrightarrow{\text{RESET}}$ pin is "L". Figure 2.3.3 shows the CPU register status after reset. Refer to "SFR" for SFR status after reset.

- 1. When the power supply is stable
 - When START pin = "H"
 - (1) Apply an "L" signal to the $\overline{\text{RESET}}$ pin.
 - (2) Apply a clock for 20 cycles or more to the XIN pin.
 - (3) Apply an "H" signal to the $\overline{\text{RESET}}$ pin.
 - When START pin = "L"
 - (1) Apply an "L" signal to the RESET pin.
 - (2) Apply a clock for 20 cycles or more to the XCIN pin.
 - (3) Apply an "H" signal to the RESET pin.
- 2. Power on
 - When START pin = "H"
 - (1) Apply an "L" signal to the $\overline{\text{RESET}}$ pin.
 - (2) Let the power supply voltage increase until it meets the recommended operating condition.
 - (3) Wait td(P-R) or more until the internal power supply is stabilized.
 - (4) Apply a clock for 20 cycles or more to the XIN pin.
 - (5) Apply an "H" signal to the $\overline{\text{RESET}}$ pin.
 - When START pin = "L"
 - (1) Apply an "L" signal to the $\overline{\text{RESET}}$ pin.
 - (2) Let the power supply voltage increase until it meets the recommended operating condition.
 - (3) Wait td(P-R) or more until the internal power supply is stabilized.
 - (4) Apply a clock for 20 cycles or more to the XCIN pin.
 - (5) Apply an "H" signal to the $\overline{\text{RESET}}$ pin.





2.3.2 Software Reset

When the PM03 bit in the PM0 register is set to "1" (microcomputer reset), the microcomputer has its pins, CPU, and SFR initialized. Then the program is executed starting from the address indicated by the reset vector.

Select the main clock for the CPU clock source, and set the PM03 bit to "1" with main clock oscillation satisfactorily stable.

At software reset, some SFR's are not initialized. Refer to "SFR". Also, since the PM01 to PM00 bits in the PM0 register are not initialized, the processor mode remains unchanged.

2.3.3 Watchdog Timer Reset

Where the PM12 bit in the PM1 register is "1" (reset when watchdog timer underflows), the microcomputer initializes its pins, CPU and SFR if the watchdog timer underflows. Then the program is executed starting from the address indicated by the reset vector.

At watchdog timer reset, some SFR's are not initialized. Refer to "SFR". Also, since the PM01 to PM00 bits in the PM0 register are not initialized, the processor mode remains unchanged.





Figure 2.3.2. Reset Sequence



	Status					
Pin name		CNVss = Vcc (Note)				
	CINVSS = VSS	BYTE = Vss	BYTE = Vcc			
P0	Input port	Data input	Data input			
P1	Input port	Data input	Input port			
P2, P3, P40 to P43	Input port	Address output (undefined)	Address output (undefined)			
P44	Input port	CS0 output ("H" is output)	CS0 output ("H" is output)			
P45 to P47	Input port	Input port (Pulled high)	Input port (Pulled high)			
P50	Input port	WR output ("H" is output)	WR output ("H" is output)			
P51	Input port	BHE output (undefined)	BHE output (undefined)			
P52	Input port	RD output ("H" is output)	RD output ("H" is output)			
P53	Input port	BCLK output	BCLK output			
P54	Input port	HLDA output (The output value depends on the input to the HOLD pin)	HLDA output (The output value depends on the input to the HOLD pin)			
P55	Input port	HOLD input	HOLD input			
P56	Input port	ALE output ("L" is output)	ALE output ("L" is output)			
P57	Input port	RDY input	RDY input			
P6, P7, P80 to P84, P86, P87, P9, P10	Input port	Input port Input port				
P11	Output port	Output port	Output port			

Table 2.3.1. Pin Status When RESET Pin Level is "L"

Note : Connect the M1 pin to the VDD2 in the flash memory version of microcomputer. This is the state after internal power supply voltage is stabilized after a power supply voltage. It is undefined until internal power supply voltage is stabilized.



Rev.1.20 Dec 13, 2005 page 16 of 323 REJ03B0095-0100Z

2.3.4 SFR

Address	Register	Symbol	After reset
000016			
000116			
000216			
000316			
000416	Processor mode register 0 (No	ote 2) PM0	00000002(the CNVss pin is "L")
			000000112(the CNVss pin is "H" (Note 5))
000516	Processor mode register 1	PM1	000010002
000616	System clock control register 0	CMO	010010002(the START pin is "H" (Note 4))
000716	System clock control register 1	CM1	001000002
000816	Chip select control register		00000012
000916	Address match interrupt enable register		XXXXXX002 XX0000000
000A16		FRUR	AA0000002
0000016			
0000016			
0000016	Watchdog timer start register	WDTS	XX16
000E16	Watchdog timer start register	WDC	
001040	Address match interrupt register		
001016	Address match interrupt register 0	RIVIADO	0016
001216			V016
001216			X016
001416	Address match interrupt register 1	RMAD1	0016
001516			0016
001616			X016
001716			
001816			
001916			
001A16			
001B16	Chip select expansion control register	CSE	0016
001C16			
001D16			
001E16	Processor mode register 2	PM2	XXX000002
001F16			
002016	DMA0 source pointer	SAR0	XX16
002116			XX16
002216			XX16
002316	DMA0 destination and the	DADO	NVV to
002416	DWAU destination pointer	DARU	XX16
002516			XX16
002018			~~16
002816	DMA0 transfer counter	TCRO	XX16
002916			XX10 XX16
002A16			7710
002B16			
002C16	DMA0 control register	DM0CON	00000X002
002D16			
002E16			
002F16			
003016	DMA1 source pointer	SAR1	XX16
003116			XX16
003216			XX16
003316			
003416	DMA1 destination pointer	DAR1	XX16
003516			XX16
003616			XX16
003716			
003816	DMA1 transfer counter	TCR1	XX16
003916			XX16
003A16			
003B16	DMA4 control register	DIMOON	000002/005
003016	Divia i control register	DMICON	00000002
003016			
003E16			
0001 10			

Note 1: The blank areas are reserved and cannot be accessed by users. Note 2: The PM00 and PM01 bits do not change at software reset, watchdog timer reset and oscillation stop detection reset. Note 3: The WDC5 bit is "0" (cold start) immediately after power-on. It can only be set to "1" in a program. Note 4: 011110002 when the START pin is "L."

Note 5: The CNVss pin and the M1 pin are "H" in the flash memory version.

X : Undefined

Rev.1.20 Dec 13, 2005 page 17 of 323 REJ03B0095-0100Z



Address	Register	Symbol	After reset
004016		- C	
004116			
004216			
004316			
004416	INT3 interrupt control register	INT3IC	XX00X0002
004516	Timer B5/SLICE ON interrupt control register	TB5IC	XXXXX0002
004616	Timer B4/Remote control interrupt control register, UART1 BUS collision detection interrupt control register	TB4IC, U1BCNIC	XXXXX0002
004716	Timer B3/HINT interrupt control register, UART0 BUS collision detection interrupt control register	TB3IC, U0BCNIC	XXXXX0002
004816	SI/O4 interrupt control register (S4IC), INT5 interrupt control register	S4IC, INT5IC	XX00X0002
004916	SI/O3 interrupt control register INT4 interrupt control register	S3IC INT4IC	XX00X0002
004A16	UART2 Bus collision detection interrupt control register	BCNIC	XXXXX0002
004B16	DMA0 interrupt control register	DM0IC	XXXXX0002
004C16	DMA1 interrupt control register	DM1IC	XXXXX0002
004D16	Key input interrupt control register	KUPIC	XXXXX0002
004E16	A-D conversion interrupt control register	ADIC	XXXXX0002
004F16	UART2 transmit interrupt control register	S2TIC	XXXXX0002
005016	UART2 receive interrupt control register	S2RIC	XXXXX0002
005116	UART0 transmit interrupt control register	SOTIC	XXXXX0002
005216	UARTO receive interrupt control register	SORIC	XXXXX0002
005416		SIRC	XXXXX0002
005516	Timor A0 interrupt control register		XXXX0002
005616	Timer A0 Interrupt control register		XXXX0002
005716	Timer A2 interrupt control register		XXXXX0002
005816	Timer A3 interrupt control register	TA3IC	XXXXX0002 XXXXX0002
005916	Timer A4 interrupt control register	TA4IC	XXXXX0002
005A16	Timer B0 interrupt control register	TB0IC	XXXXX0002
005B16	Timer B1 interrupt control register	TB1IC	XXXXX0002
005C16	Timer B2/Clock timer interrupt control register	TB2IC	XXXXX0002
005D16	INT0 interrupt control register	INTOIC	XX00X0002
005E16	INT1 interrupt control register	INT1IC	XX00X0002
005F16	INT2 interrupt control register	INT2IC	XX00X0002
006016			
006116			
006216			
006316			
006416			
006516			
006740			
006816			
006916			
006A16			
006B16			
006C16			
006D16			
006E16			
006F16			
007016			
007116			
007216			
007316			
007416			
007616			
007740			
007816			
007016			
007A16			
007B16			
007C16			
007D16			
007E16			
007E16			

Note :The blank areas are reserved and cannot be accessed by users.

X : Undefined

Rev.1.20 Dec 13, 2005 page 18 of 323 REJ03B0095-0100Z

Address	Register		Symbol	After reset
008016	Register		Gynnool	Alter leset
008016				
008216				
008316				
008416				
008516				
008616				
~				-
				· · · · · · · · · · · · · · · · · · ·
01B016				
01B116				
01B216				
018/16				
01B516	Elash memory control register 1	Note 2)	FMR1	0X00XX0X2
01B616		11010 2)		0/(00/0/(2
01B716	Flash memory control register 0 (Note 2)	FMR0	XX0000012
01B816	Address match interrupt register 2		RMAD2	0016
01B916	·····			0016
01BA16				X016
01BB16	Address match interrupt enable register 2		AIER2	XXXXXX002
01BC16	Address match interrupt register 3		RMAD3	0016
01BD16				0016
01BE16				X016
01BF16				
≈				a
020E16 020E16	Slice RAM address control register		SA	0016
021016	Slice RAM data control register		SD	0016
021216 021316	Address control register for CRC registers		CA	0016
021416 021516	Data control register for CRC registers		CD	0016
021616 021716	Address control register for extended registers	DA	0016	
021816 021916	Data control register for extended registers		DD	0016
021A16 021B16	Humming 8/4 register		HM8	0016
021C16 021D16	Humming 24/18 register 0		HMO	0016
021E16 021F16	Humming 24/18 register 1		HM1	0016
025016				
≈				
025040				
025416				
025B16				
025C16				
025D16				
025E16	Peripheral clock select register		PCLKR	000000112
025F16				
≈				-
0200				
033016				
033216				
033316				
033416				
033516				
033616				
033716				
033816				
033916				
033A16				
033B16				
033016				
033E16				
033F16				
000110			l	1

Note 1: The blank areas are reserved and cannot be accessed by users. Note 2: This register is included in the flash memory version.

X : Undefined

Rev.1.20 Dec 13, 2005 page 19 of 323 REJ03B0095-0100Z

Address	Register	Symbol	After reset
034016	Timer B3, 4, 5 count start flag	TBSR	000XXXXX2
034116			
034216			
034316			
034416			
034616			
034716			
034816			
034916			
034A16			
034B16			
034C16			
034D16			
034E16			
035016	Timor P2 register	TD2	VV4c
035116		103	XX16
035216	Timer B4 register	TB4	XX16
035316		101	XX16
035416	Timer B5 register	TB5	XX16
035516			XX16
035616			
035716			
035816			
035416			
035B16	Timer B3 mode register	TB3MR	00XX00002
035C16	Timer B4 mode register	TB4MR	00XX00002
035D16	Timer B5 mode register	TB5MR	00XX00002
035E16	Interrupt cause select register 2	IFSR2A	00XXXXXX2
035F16	Interrupt cause select register	IFSR	0016
036016	SI/O3 transmit/receive register	S3TRR	XX16
036116		000	04000000
036216	SI/O3 control register	530	01000002 XX40
036316	SI/O3 bit rate generator	SJOKG SATER	XX16
036516		041111	7/10
036616	SI/O4 control register	S4C	01000002
036716	SI/O4 bit rate generator	S4BRG	XX16
036816			
036916			
036A16			
036B16			0010
036C16	UARTU Special mode register 4		000X0X0X2
036E10	UARTO special mode register 2	LIOSMR2	X0000002
036F16	UARTO special mode register	UOSMR	X00000002
037016	UART1 special mode register 4	U1SMR4	0016
037116	UART1 special mode register 3	U1SMR3	000X0X0X2
037216	UART1 special mode register 2	U1SMR2	X0000002
037316	UART1 special mode register	U1SMR	X0000002
037416	UART2 special mode register 4	U2SMR4	0016
037516	UARIZ special mode register 3	U2SMR3	000X0X0X2
037616	UART2 special mode register		X0000002
037840	UART2 special mode register	LI2MR	0016
037916	UART2 bit rate generator	U2BRG	XX16
037A16	UART2 transmit buffer register	U2TB	XXXXXXXX2
037B16			XXXXXXXX2
037C16	UART2 transmit/receive control register 0	U2C0	000010002
037D16	UART2 transmit/receive control register 1	U2C1	00000102
037E16	UART2 receive buffer register	U2RB	XXXXXXXX2
037F16			XXXXXXXX2

Note : The blank areas are reserved and cannot be accessed by users. $X: \mbox{Undefined}$

Rev.1.20 Dec 13, 2005 page 20 of 323 REJ03B0095-0100Z

Address	Register	Symbol	After reset
038016	Count start flag	TABSR	0016
038116	Clock prescaler reset flag	CPSRF	0XXXXXX2
038216	One-shot start flag	ONSF	0016
038316	Trigger select register	TRGSR	0016
038416	Up-down flag	UDF	0016
038516			
038616	Timer A0 register	TA0	XX16
038716			XX16
038816	Timer A1 register	TA1	XX16
038916	Times AO as sister	T AO	XX16
038A16	limer A2 register	TAZ	
038C16	Timer A2 register	TAD	
038D16		IAS	
038E16	Timer A4 register	TA4	XX16
038F16			XX16
039016	Timer B0 register	TB0	XX16
039116		_	XX16
039216	Timer B1 register	TB1	XX16
039316			XX16
039416	Timer B2 register	TB2	XX16
039516			XX16
039616	Timer A0 mode register	TAOMR	0016
039716	Limer A1 mode register	IA1MR	0016
039816	Timer A2 mode register	TA2MR	0016
039916	Timer A3 mode register		0016
039A16	Timer A4 mode register		0016
039D16	Timer B1 mode register		00XX00002
039D16	Timer B2 mode register	TB2MR	00XX00002
039E16		TBZINIK	00///00002
039F16			
03A016	UART0 transmit/receive mode register	U0MR	0016
03A116	UARTO bit rate generator	U0BRG	XX16
03A216	UART0 transmit buffer register	U0TB	XXXXXXXX2
03A316			XXXXXXXX2
03A416	UART0 transmit/receive control register 0	U0C0	000010002
03A516	UART0 transmit/receive control register 1	U0C1	000000102
03A616	UART0 receive buffer register	UORB	XXXXXXXX2
03A716			XXXXXXXX2
03A816	UART1 transmit/receive mode register		0016
03A916	UART I DIL TATE GENERATOR		
034R16			
03AC16	UART1 transmit/receive control register 0	U1C0	000010002
03AD16	UART1 transmit/receive control register 1	U1C1	000000102
03AE16	UART1 receive buffer register	U1RB	XXXXXXXX2
03AF16			XXXXXXXX2
03B016	UART transmit/receive control register 2	UCON	X0000002
03B116			
03B216			
03B316			
03B416			
03B516			
03B616			
038/16	DMA0 request cause select register	DMOSI	0016
038040	שויוהט ובקעבטו טמעטב טבובטו ובטוטולו	DIVIOSE	0010
03BA10	DMA1 request cause select register	DM1SI	0016
03BB16		2	
03BC16	CRC data register	CRCD	XX16
03BD16			XX16
03BE16	CRC input register	CRCIN	XX16
03BF16			

Note : The blank areas are reserved and cannot be accessed by users.

X : Undefined

Rev.1.20 Dec 13, 2005 page 21 of 323 REJ03B0095-0100Z

Address	Register	Symbol	After reset
03C016	A-D register 0	AD0	XXXXXXXX2
03C116			
03C216	A-D register 1	AD1	XXXXXXXX2
03C316			
03C416	A-D register 2	AD2	XXXXXXXX2
03C516			
03C616	A-D register 3	AD3	XXXXXXXX2
03C716	The register o	1.20	70000000
03C816	A-D register 4	AD4	XXXXXXXX2
03C916			
03CA16	A-D register 5	AD5	XXXXXXXX2
03CB16			
03CC16	A-D register 6	AD6	XXXXXXXX2
03CD16			
03CE16	A-D register 7	AD7	XXXXXXXX2
03CF16			
03D016			
03D116			
03D216			
03D316			
03D416	A-D control register 2	ADCON2	0016
03D516			
03D616	A-D control register 0	ADCON0	00000XXX2
03D716	A-D control register 1	ADCON1	0016
03D816			
03D916			
03DA16			
03DB16			
03DC16			
03DD16			
03DE16			
03DF16			
03E016	Port P0 register	P0	XX16
03E116	Port P1 register	P1	XX16
03E216	Port P0 direction register	PD0	0016
03E316	Port P1 direction register	PD1	0016
03E416	Port P2 register	P2	XX16
03E516	Port P3 register	P3	XX16
03E616	Port P2 direction register	PD2	0016
03E716	Port P3 direction register	PD3	0016
03E816	Port P4 register	P4	XX16
03E916	Port P5 register	P5	XX16
03EA16	Port P4 direction register	PD4	0016
03EB16	Port P5 direction register	PD5	0016
03EC16	Port P6 register	P6	XX16
03ED16	Port P7 register	P7	XX16
03EE16	Port P6 direction register	PD6	0016
03EF16	Port P7 direction register	PD7	0016
03F016	Port P8 register	P8	XX16
03F116	Port P9 register	P9	XX16
03F216	Port P8 airection register		UUXUUUUU2
03F316	Port P9 direction register	PD9	0016
03F416	Port P10 register	P10	XX16
03F516			
03F616	Port P10 direction register	PD10	0016
03F716			
03F816			
03F916			
03FA16			
03FB16		BUDG	
03FC16	Pull-up control register 0		0016
03FD16	Pull-up control register 1	PUK1	000000002 (Note 2)
	Dull up control conjeten 0	DUDC	000000102
03FE16	Pull-up control register 2		0016
03FF16	Port control register	I PCR	0016

Note 1: The blank areas are reserved and cannot be accessed by users.

Note 2: At hardware reset, the register is as follows: • "000000002" where "L" is inputted to the CNVss pin

 • 000000002 Where 'L' is inputted to the CNVss pin and the M1 pin (flash memory version of microcomputer)
 • "000000102" where "L" is inputted to the CNVss pin and the M1 pin (flash memory version of microcomputer)
 • "000000102" where "L" is inputted to the CNVss pin (mask ROM version).
At software reset, watchdog timer reset and oscillation stop detection reset, the register is as follows:
 • "000000002" where the PM01 to PM00 bits in the PM0 register are "002" (single-chip mode)
 • "000000102" where the PM01 to PM00 bits in the PM0 register are "012" (memory expansion mode) or
 "#14.a" (microconcerconcer mode) "112" (microprocessor mode)

X : Undefined

Rev.1.20 Dec 13, 2005 page 22 of 323 REJ03B0095-0100Z



2.4 Processor Mode

(1) Types of Processor Mode

Three processor modes are available to choose from: single-chip mode, memory expansion mode, and microprocessor mode. Table 2.4.1 shows the features of these processor modes.

Processor modes	Access space	Pins which are assigned I/O ports
Single-chip mode	SFR, internal RAM, internal ROM	All pins are I/O ports or peripheral function I/O pins
Memory expansion mode	SFR, internal RAM, internal ROM, external area (Note)	Some pins serve as bus control pins (Note)
Microprocessor mode	SFR, internal RAM, external area (Note)	Some pins serve as bus control pins (Note)

Table 2.4.1. Features of Processor Modes

Note : Refer to "Bus".

(2) Setting Processor Modes

Processor mode is set by using the CNVss pin and the PM01 to PM00 bits in the PM0 register.

Table 2.4.2 shows the processor mode after hardware reset. Table 2.4.3 shows the PM01 to PM00 bit set values and processor modes.

In the flash memory version, after hardware reset, apply the CNVss pin and the M1 pin to Vcc when use microprocessor mode. In the mask ROM version, after hardware reset, apply the CNVss pin to Vcc when use microprocessor mode.

Table 2.4.2. Processor Mode After Hardware Reset

CNVSS pin input level	Processor mode
Vss	Single-chip mode
Vcc (Note 1, Note 2)	Microprocessor mode

Note 1: If the microcomputer is reset in hardware by applying VCC to the CNVSS pin and the M1 pin in the flash memory version (by applying VCC to the CNVSS pin in the mask ROM version) the internal ROM cannot be accessed regardless of PM10 to PM00 bits.

Note 2: The multiplexed bus cannot be assigned to the entire CS space.

Table 2.4.3. PM01 to PM00 Bits Set Values and Processor Modes

PM01 to PM00 bits	Processor modes
002	Single-chip mode
012	Memory expansion mode
102	Must not be set
112	Microprocessor mode

Rewriting the PM01 to PM00 bits places the microcomputer in the corresponding processor mode regardless of whether the input level on the CNVss pin is "H" or "L". Note, however, that the PM01 to PM00 bits cannot be rewritten to "012" (memory expansion mode) or "112" (microprocessor mode) at the same time the PM07 to PM02 bits are rewritten. Note also that these bits cannot be rewritten to enter microprocessor mode in the internal ROM, nor can they be rewritten to exit microprocessor mode in areas overlapping the internal ROM.

If the microcomputer is reset in hardware by applying VCC to the CNVss pin and the M1 pin in the flash memory version (by applying VCC to the CNVss pin in the mask ROM version), the internal ROM cannot be accessed regardless of PM01 to PM00 bits.

Figures 2.4.1 and 2.4.2 show the registers associated with processor modes. Figure 2.4.3 show the memory map in single chip mode.

Rev.1.20 Dec 13, 2005 page 23 of 323 REJ03B0095-0100Z

b6 b5 b4 b3 b2 b1 b0	Symbol PM0	Address 000416 00 000	After reset (Note 4) 0000002 (CNVss pin = "L") 0000112 (CNVss pin = "H") (Note 5))
	Bit symbol	Bit name	Function	RW
	PM00	Processor mode bit (Note 4)	0 0: Single-chip mode	RW
	PM01		1 0: Must not be set 1 1: Microprocessor mode	RW
	PM02	R/W mode select bit (Note 2)	0 : RD,BHE,WR 1 : RD,WRH,WRL	RW
	PM03	Software reset bit	Setting this bit to "1" resets the microcomputer. When read, its content is "0".	RW
	PM04	Multiplexed bus space select bit (Note 2)	0 0 : Multiplexed bus is unused (Separate bus in the entire CS space)	RW
	PM05		0 1 : Allocated to <u>CS2</u> space 1 0 : Allocated to CS1 space 1 1 : Allocated to the entire <u>CS</u> space (Note 3)	RW
	PM06	Port P40 to P43 function select bit (Note 2)	0 : Address output 1 : Port function (Address is not output)	RW
	PM07	BCLK output disable bit (Note 2)	0 : BCLK is output 1 : BCLK is not output (high impedance)	RW
lote 1: Write to this registe lote 2: Effective when the mode).	er after setting PM01 to PM00	the PRC1 bit in the PRCR re bits are set to "012" (memo	egister to "1" (write enable). ory expansion mode) or "112" (microp	rocessor
lote 3: To set the PM01 to the entire CS space CNVss pin and the mask ROM version If the PM05 to PM0 become I/O ports	PM00 bits are e), apply an "H M1 pin are he i), do not rewri 04 bits are set t in which case t	"012" and the PM05 to PM0 " signal to the BYTE pin (ex Id "H" (= Vcc) in the flash m te the PM05 to PM04 bits to to "112" during memory expa the accessible area for each	D4 bits are "112" (multiplexed bus ass ternal data bus is 8 bits wide). While 1 emory version (the CNVss pin is held "112" after reset. ansion mode, P31 to P37 and P40 to F CS is 256 bytes.	igned to he ' "H" in th 243
lote 4: The PM01 to PM00) bits do not ch	ange at software reset and	watchdog timer reset.	

Figure 2.4.1. PM0 Register



7 b6 b5	b4 b3	b2 b1 b0	Symbol PM1	Address A 000516 0	After reset X0010002	
			Bit symbol	Bit name	Function	RW
			PM10	CS2 area switch bit (data block enable bit) (Note 2)	0: 0800016 to 26FFF16 (block A disable) 1: 1000016 to 26FFF16 (block A enable)	RW
		·	PM11	Port P37 to P34 function select bit (Note 3)	0 : Address output 1 : Port function	RW
			PM12	Watchdog timer function select bit	0 : Watchdog timer interrupt 1 : Watchdog timer reset (Note 4)	RW
			PM13	Internal reserved area expansion bit (Note 6)	See Note 7	RW
· · · · · · · · · · · · · · · · · · ·			(b6-b4)	Reserved bit	Should be set to "0".	RW
			PM17	117 Wait bit (Note 5) 0 : No wait state 1 : With wait state (1 wait)		RW
Note 2: F Jote 3: F Note 3: F Note 4: P Note 4: P Note 5: V Note 6: T	or the n he PM1 ffective iode). M12 bit /hen PM Si area /here th he PM1 he acce	o bit is auto when the F is set to "1 A17 bit is set ROM, or an is <u>always</u> a be RDY sign 3 bit is auto ses area is o	"by writing a " pmatically set to PM01 to PM00 "by writing a " at to "1" (with w external area. accessed with c hal is used or n pmatically set to changed by the	a must be set to "0". a^{*} when the FMR01 bit in bits are set to "012" (memory 1" in a program. (Writing a "0 rait state), one wait state is in If the CSIW bit (i = 0 to 3) in one or more wait states regal builtiplex bus is used, set the a^{*} "when the FMR01 bit in a PM13 bit as listed in the tab	the FMR0 register is "1" (CPU rewrite y expansion mode) or "112" (micropro " has no effect.) nserted when accessing the internal I the CSR register is "0" (with wait sta rdless of whether the PM17 bit is set CSiW bit to "0" (with wait state). the FMR0 register is "1" (CPU rewrite ole below.	e mode ocessor RAM, te), the or not. e mode
Access area			PM13=0)	PM13=1	
Access	RAM	Up to add	resses 0040016	6 to 03FFF16 (15 Kbytes) T	The entire area is usable	
Access Internal	ROM L		tresses D000016 to FFFFF16 (192 Kbytes)		The entire area is usable	
Access Internal	ROM	•	es 0400016 to 07FFF16 are usable		Addresses 0400016 to 07FFF16 are reserved Addresses 8000016 to CFFF16 are reserved	

Figure 2.4.2. PM1 Register



Figure 2.4.3. Memory Map in Single Chip Mode



2.4.1 Bus

During memory expansion or microprocessor mode, some pins serve as the bus control pins to perform data input/output to and from external devices. These bus control pins include A0 to A19, D0 to D15, $\overline{CS0}$ to $\overline{CS3}$, \overline{RD} , $\overline{WRL}/\overline{WR}$, $\overline{WRH}/\overline{BHE}$, ALE, \overline{RDY} , \overline{HOLD} , \overline{HLDA} and BCLK.

Bus Mode

The bus mode, either multiplexed or separate, can be selected using the PM05 to PM04 bits in the PM0 register.

Separate Bus

In this bus mode, data and address are separate.

Multiplexed Bus

In this bus mode, data and address are multiplexed.

• When the input level on BYTE pin is high (8-bit data bus)

Do to D7 and A0 to A7 are multiplexed.

• When the input level on BYTE pin is low (16-bit data bus)

Do to D7 and A1 to A8 are multiplexed. D8 to D15 are not multiplexed. Do not use D8 to D15. External devices connecting to a multiplexed bus are allocated to only the even addresses of the microcomputer. Odd addresses cannot be accessed.



2.4.2 Bus Control

The following describes the signals needed for accessing external devices and the functionality of software wait.

(1) Address Bus

The address bus consists of 20 lines, A0 to A19. The address bus width can be chosen to be 12, 16 or 20 bits by using the PM06 bit in the PM0 register and the PM11 bit in the PM1 register. Table 2.4.4 shows the PM06 and PM11 bit set values and address bus widths.

Set value(Note)	Pin function	Address bus wide	
PM11=1	P34 to P37	10 hito	
PM06=1 P40 to P43		12 DIIS	
PM11=0	A12 to A15		
PM06=1	P40 to P43	16 DIIS	
PM11=0	A12 to A15		
PM06=0	A16 to A19	20 bits	

Table 2.4.4.	PM06 and	PM11 E	Bits Set	Value and	Address	Bus Width
--------------	----------	---------------	----------	-----------	---------	------------------

Note 1: No values other than those shown above can be set.

When processor mode is changed from single-chip mode to memory extension mode, the address bus is indeterminate until any external area is accessed.

(2) Data Bus

When input on the BYTE pin is high(data bus is 8 bits wide), 8 lines D0 to D7 comprise the data bus; when input on the BYTE pin is low(data bus is 16 bits wide), 16 lines D0 to D15 comprise the data bus. Do not change the input level on the BYTE pin while in operation.

(3) Chip Select Signal

The chip select (hereafter referred to as the \overline{CSi}) signals are output from the \overline{CSi} (i = 0 to 3) pins. These pins can be chosen to function as I/O ports or as \overline{CS} by using the CSi bit in the CSR register. Figure 2.4.4 shows the CSR register.

During 1 Mbyte mode, the external area can be separated into up to 4 by the \overline{CSi} signal which is output from the \overline{CSi} pin. Figure 2.4.5 shows the example of address bus and \overline{CSi} signal output in 1 Mbyte mode. Figure 2.4.6 to 2.4.7 show \overline{CS} area in 1 Mbyte mode.



Rev.1.20 Dec 13, 2005 page 28 of 323 REJ03B0095-0100Z





Rev.1.20 Dec 13, 2005 page 29 of 323 REJ03B0095-0100Z







Figure 2.4.7. CS Area in 1 Mbyte Mode (PM13=1)

Rev.1.20 Dec 13, 2005 page 30 of 323 REJ03B0095-0100Z

(4) Read and Write Signals

When the data bus is 16 bits wide, the read and write signals can be chosen to be a combination of \overline{RD} , \overline{BHE} and \overline{WR} or a combination of \overline{RD} , \overline{WRL} and \overline{WRH} by using the PM02 bit in the PM0 register. When the data bus is 8 bits wide, use a combination of \overline{RD} , \overline{WR} and \overline{BHE} .

Table 2.4.5 shows the operation of \overline{RD} , \overline{WRL} , and \overline{WRH} signals. Table 2.4.6 shows the operation of operation of \overline{RD} , \overline{WR} , and \overline{BHE} signals.

Table 2.4.5. Operation of RD, WRL and WRH Signals

Data bus width	RD	WRL	WRH	Status of external data bus
	L	Н	Н	Read data
(BYTE pin input	Н	L	Н	Write 1 byte of data to an even address
= "L")	Н	Н	L	Write 1 byte of data to an odd address
	Н	L	L	Write data to both even and odd addresses

Table 2.4.6. Operation of RD, WR and BHE Signals

Data bus width	RD	WR	BHE	A0	Status of external data bus	
16-bit (BYTE pin input = "L")	Н	L	L	Н	Write 1 byte of data to an odd address	
	L	Н	L	Н	Read 1 byte of data from an odd address	
	Н	L	Н	L	Write 1 byte of data to an even address	
	L	Н	Н	L	Read 1 byte of data from an even address	
	Н	L	L	L	Write data to both even and odd addresses	
	L	Н	L	L	Read data from both even and odd addresses	
8-bit (BYTE pin input = "H")	Н	L	— (Note)	H or L	Write 1 byte of data	
	L	Н	— (Note)	H or L	Read 1 byte of data	

Note : Do not use.

(5) ALE Signal

The ALE signal latches the address when accessing the multiplex bus space. Latch the address when the ALE signal falls.

When BYTE pin input = "H"	When BYTE pin input = "L"					
ALE	ALE					
Ao/Do to A7/D7	Ao Address					
As to A19 Address (Note)	A1/D0 to A8/D7					
	A9 to A19 Address					
Note : If the entire \overline{CS} space is assigned a multiplexed bus, these pins function as I/O ports.						
igure 2.4.8. ALE Signal, Address Bus, Data Bus						

Rev.1.20 Dec 13, 2005 page 31 of 323 REJ03B0095-0100Z

(6) The RDY Signal

This signal is provided for accessing external devices which need to be accessed at low speed. If input on the $\overline{\text{RDY}}$ pin is asserted low at the last falling edge of BCLK of the bus cycle, one wait state is inserted in the bus cycle. While in a wait state, the following signals retain the state in which they were when the $\overline{\text{RDY}}$ signal was acknowledged.

A0 to A19, D0 to D15, CS0 to CS3, RD, WRL, WRH, WR, BHE, ALE, HLDA

Then, when the input on the $\overline{\text{RDY}}$ pin is detected high at the falling edge of BCLK, the remaining bus cycle is executed. Figure 2.4.9 shows example in which the wait state was inserted into the read cycle by the $\overline{\text{RDY}}$ signal. To use the $\overline{\text{RDY}}$ signal, set the corresponding bit (CS3W to CS0W bits) in the CSR register to "0" (with wait state). When not using the $\overline{\text{RDY}}$ signal, process the $\overline{\text{RDY}}$ pin as an unused pin.



Figure 2.4.9. Example in which Wait State was Inserted into Read Cycle by RDY Signal

Rev.1.20 Dec 13, 2005 page 32 of 323 REJ03B0095-0100Z

(7) Hold Signal

This signal is used to transfer control of the bus from the CPU or DMAC to an external circuit. When the input on $\overline{\text{HOLD}}$ pin is pulled low, the microcomputer is placed in a hold state after the bus access then in process finishes. The microcomputer remains in the hold state while the $\overline{\text{HOLD}}$ pin is held low, during which time the $\overline{\text{HLDA}}$ pin outputs a low-level signal.

Table 2.4.7 shows the microcomputer status in the hold state.

Bus-using priorities are given to HOLD, DMAC, and CPU in order of decreasing precedence. However, if the CPU is accessing an odd address in word units, the DMAC cannot gain control of the bus during two separate accesses.

\overline{HOLD} > DMAC > CPU

Figure 2.4.10. Bus-using Priorities

Table 2.4.7. Microcomputer Status in Hold State

Ite	m	Status	
BCLK		Output	
A ₀ to A ₁₉ , D ₀ to D ₁₅ , $\overline{CS0}$ to $\overline{CS3}$,	RD, WRL, WRH, WR, BHE	High-impedance	
I/O ports	P0, P1, P3, P4(Note 1)	High-impedance	
	P6 to P10	Maintains status when hold signal is received	
HLDA		Output "L"	
Internal peripheral circuits		ON (but watchdog timer stops)	
ALE signal		Undefined	

Note 1: When I/O port function is selected.

(8) BCLK Output

If the PM07 bit in the PM0 register is set to "0" (output enable), a clock with the same frequency as that of the CPU clock is output as BCLK from the BCLK pin. Refer to "CPU clock and pheripheral function clock".



Processor mode		Memory	Memory expansion mode					
PM05–PM04 bits		002(separate bus)		012(CS2 is for mu others are for 102(CS1 is for mu others are for	112(multiplexed bus for the entire space) (Note 1)			
Data bus w	idth	8 bits	16 bits	8 bits	16 bits	8 bits		
BYTE pin		"H"	"L"	"H"	"L"	"H"		
P00 to P07		Do to D7	Do to D7	Do to D7(Note 4)	Do to D7(Note 4)	I/O ports		
P10 to P17		I/O ports	D8 to D15	I/O ports	D8 to D15(Note 4)	I/O ports		
P20		Ao	Ao	A0/D0(Note 2)	Ao	A0/D0		
P21 to P27		A1 to A7	A1 to A7	A1 to A7/D1 to D7 (Note 2)	A1 to A7/D0 to D6 (Note 2)	A1 to A7/D1 to D7		
P30		A8	A8	A8	A8/D7(Note 2)	A8		
P31 to P33		A9 to A11	•			I/O ports		
P34 to P37	PM11=0	A12 to A15				I/O ports		
	PM11=1	I/O ports						
P40 to P43	PM06=0	A16 to A19	I/O ports					
	PM06=1	I/O ports						
P44	CS0=0	I/O ports						
	CS0=1	CSO						
P45	CS1=0	I/O ports						
	CS1=1	CS1						
P46	CS2=0	I/O ports						
	CS2=1	CS2						
P47	CS3=0	I/O ports						
	CS3=1	CS3						
P50	PM02=0	WR						
	PM02=1	— (Note 3)	WRL	(Note 3)	WRL	— (Note 3)		
P51	PM02=0	BHE				•		
	PM02=1	— (Note 3)	WRH	(Note 3)	WRH	— (Note 3)		
P52		RD						
P53		BCLK						
P54		HLDA						
P55		HOLD						
P56		ALE						
P57		RDY						

Table 2.4.8. Pin Functions for Each Processor Mode

I/O ports: Function as I/O ports or peripheral function I/O pins.

Note 1: To set the PM01 to PM00 bits are set to "012" and the PM05 to PM04 bits are set to "112" (multiplexed bus assigned to the entire \overline{CS} space), apply "H" to the BYTE pin (external data bus 8 bits wide). While the CNVss pin and the M1 pin are held "H" (= Vcc) in the flash memory version (the CNVSS pin is held "H" in the mask ROM version), do not rewrite the PM05 to PM04 bits to "112" after reset. If the PM05 to PM04 bits are set to "112" during memory expansion mode, P31 to P37 and P40 to P43 become I/O ports, in which case the accessible area for each \overline{CS} is 256 bytes.

Note 2: In separate bus mode, these pins serve as the address bus.

Note 3: If the data bus is 8 bits wide, make sure the PM02 bit is set to "0" $\overline{(RD, BHE, WR)}$.

Note 4: When accessing the area that uses a multiplexed bus, these pins output an indeterminate value during a write.



(9) External Bus Status When Internal Area Accessed

Table 2.4.9 shows the external bus status when the internal area is accessed.

Item		SFR accessed	Internal ROM, RAM accessed	
A0 to A19		Address output	Maintain status before accessed	
			address of external area or SFR	
D0 to D15	When read	High-impedance	High-impedance	
	When write	Output data	Undefined	
RD, WR, WRL, WRH		$\overline{RD}, \overline{WR}, \overline{WRL}, \overline{WRH}$ output	Output "H"	
BHE		BHE output	Maintain status before accessed	
			status of external area or SFR	
CS0 to CS3		Output "H"	Output "H"	
ALE		Output "L"	Output "L"	

Table 2.4.9. External Bus Status When Internal Area Accessed

(10) Software Wait

Software wait states can be inserted by using the PM17 bit in the PM1 register, the CS0W to CS3W bits in the CSR register, and the CSE register. The SFR area is unaffected by these control bits. This area is always accessed in 2 BCLK.

To use the RDY signal, set the corresponding CS3W to CS0W bit to "0" (with wait state). Figure 2.4.11 shows the CSE register. Table 2.4.10 shows the software wait related bits and bus cycles. Figure 2.4.12 and 2.4.13 show the typical bus timings using software wait.



Figure 2.4.11. CSE Register

Rev.1.20 Dec 13, 2005 page 35 of 323 REJ03B0095-0100Z

		-					
Area	Bus mode	PM1 register PM17 bit	CSR register CS3W bit (Note 1) CS2W bit (Note 1) CS1W bit (Note 1) CS0W bit (Note 1)	CSE register CSE31W to CSE30W bit CSE21W to CSE20W bit CSE11W to CSE10W bit CSE01W to CSE00W bit	Software wait	Bus cycle	
SFR						2 BCLK cycle	
Internal RAM, ROM		0			No wait	1 BCLK cycle (Note 3)	
		1			1 wait	2 BCLK cycles	
External area	Separate bus	0	1	002	No wait	1 BCLK cycle (read)	
						2 BCLK cycles (write)	
		Separate bus		0	002	1 wait	2 BCLK cycles (Note 3)
				0	012	2 waits	3 BCLK cycles
			0	102	3 waits	4 BCLK cycles	
		1	1	002	1 wait	2 BCLK cycles	
	Multiplexed bus (Note 2)		0	002	1 wait	3 BCLK cycles	
			0	012	2 waits	3 BCLK cycles	
			0	102	3 waits	4 BCLK cycles	
		1	0	002	1 wait	3 BCLK cycles	

Table 2.4.10. Bit and Bus Cycle Related to Software Wait

Note 1: To use the \overline{RDY} signal, set this bit to "0" (with wait state).

Note 2: To access in multiplexed bus mode, set the corresponding bit of CS0W to CS3W to "0" (with wait state). Note 3: After reset, the PM17 bit is set to "0" (without wait state), all of the CS0W to CS3W bits are set to "0" (with wait state), and the CSE register is set to "0016" (one wait state for CS0 to CS3). Therefore, the internal RAM and internal ROM are accessed with no wait states, and all external areas are accessed with one wait state.




Rev.1.20 Dec 13, 2005 page 37 of 323 REJ03B0095-0100Z



Rev.1.20 Dec 13, 2005 page 38 of 323 REJ03B0095-0100Z

2.5 Clock Generation Circuit

The clock generation circuit contains two oscillator circuits as follows:

- (1) Main clock oscillation circuit
- (2) Sub clock oscillation circuit

Table 2.5.1 lists the clock generation circuit specifications. Figure 2.5.1 shows the clock generation circuit. Figures 2.5.2 to 2.5.4 show the clock-related registers.

Item	Main clock oscillation circuit	Sub clock oscillation circuit
Use of clock	CPU clock source Peripheral function clock source	•CPU clock source • Timer A, B's clock source
Clock frequency	0 to 16 MHz (Note 3)	32.768 kHz
Usable oscillator	Ceramic oscillator Crystal oscillator (Note 2)	Crystal oscillator
Pins to connect oscillator	Xin, Xout	XCIN, XCOUT
Oscillation stop, restart function	Presence	Presence
Oscillator status after reset (Note1)	Oscillating	Stopped
Other	Externally derived clock can be input	

Table 2.5.1. Clock Generation Circuit Specifications

Note 1. The state that the START pin is held "H" after reset is shown. The state that the START pin is held "L" after reset is following. Main clock oscillation circuit: Stoped

Sub clock oscillation circuit: Oscillating

- Note 2. If you use "2.14 Expansion Function (Data acquisition)", be sure to connect a crystal oscillator between the XIN and XOUT pins.
- Note 3. If you use "2.14 Expansion Function (Data acquisition)", connect a crystal of 10MHz, 12MHz, 14MHz, or 16MHz.





Figure 2.5.1. Clock Generation Circuit



	Symbol CM0	Address 000616	After reset (Note 14) 010010002 (START pin = Vcc) 01111000 2 (START pin = Vss)	
	Bit symbol	Bit name	Function	RW
	CM00	Clock output function select bit	0 0 : I/O port P57 0 1 : fc output	RW
	CM01	(Valid only in single-chip mode)	1 0 : fs output 1 1 : f32 output	RW
· · · · · · · · · · · · · · · · · · ·	CM02	WAIT peripheral function clock stop bit (Note 10)	0 : Do not stop peripheral function clock in wait mode 1 : Stop peripheral function clock in wait mode (Note 8)	RW
	CM03	XCIN-XCOUT drive capacity select bit (Note 2)	0 : LOW 1 : HIGH	RW
	CM04	Port Xc select bit (Note 2)	0 : I/O port P86, P87 1 : XCIN-XCOUT generation function(Note 9)	RW
	CM05	Main clock stop bit (Notes 3, 10, 12, 13)	0 : On 1 : Off (Note 4, Note5)	RW
	CM06	Main clock division select bit 0 (Notes 7, 13)	0 : CM16 and CM17 valid 1 : Division by 8 mode	R٧
	CM07	System clock select bit	0 : Main clock	RV
lote 1: Write to this registe lote 2: The CM03 bit is se	er after setting et to "1" (high) v	the PRC0 bit of PRCR regist	1 : Sub-clock ter to "1" (write enable). 0" (I/O port) or the microcomputer goes to a stop mode.	
Note 1: Write to this registe Note 2: The CM03 bit is se Vote 3: This bit is provided detection as to wh (1) Set the CM07 (2) Set the CM05 Note 4: During external clo	er after setting et to "1" (high) v I to stop the ma ether the main bit to "1" (Sub- bit to "1" (Stop bck input, only t	the PRC0 bit of PRCR regist when the CM04 bit is set to " ain clock when the low powe clock stopped or not. To sto clock select) with the sub-clo). he clock oscillation buffer is	1 : Sub-clock ter to "1" (write enable). " (I/O port) or the microcomputer goes to a stop mode. r dissipation mode is selected. This bit cannot be used fo p the main clock, the following setting is required: ock stably oscillating. turned off and clock input is accepted if the sub clock is r	r
Note 1: Write to this registe Note 2: The CM03 bit is se Vote 3: This bit is provided detection as to wh (1) Set the CM07 (2) Set the CM05 Note 4: During external clo chosen as a CPU i Note 5: When CM05 bit is the XIN pin is pulle	er after setting t to "1" (high) \v t ostop the ma ether the main bit to "1" (Sub- bit to "1" (Stop bit to "1" (Stop bick input, only t clock. set to "1, the X d "H" to the sar	the PRC0 bit of PRCR regist when the CM04 bit is set to " ain clock when the low powe clock stopped or not. To sto clock select) with the sub-ck). he clock oscillation buffer is out pin goes "H". Furthermo ne level as XOUT via the fee	1 : Sub-clock ter to "1" (write enable). " (I/O port) or the microcomputer goes to a stop mode. r dissipation mode is selected. This bit cannot be used fo p the main clock, the following setting is required: bock stably oscillating. turned off and clock input is accepted if the sub clock is r re, because the internal feedback resistor remains conne thack resistor	r
Note 1: Write to this regist Note 2: The CM03 bit is se Vote 3: This bit is provided detection as to wh (1) Set the CM07 (2) Set the CM05 Note 4: During external clo chosen as a CPU of Note 5: When CM05 bit is the XIN pin is pulle Note 6: After setting the CI the CM07 bit from	er after setting et to "1" (high) v t to stop the main bit to "1" (Sub- bit to "1" (Stop bit to "1" (Stop bit to "1" (Stop bit to "1" (Stop bit to "1" (he xar M04 bit to "1" () "0" to "1" (sub-	(Notes 6, 10, 11, 12) the PRC0 bit of PRCR regist when the CM04 bit is set to " ain clock when the low powe clock stopped or not. To sto clock select) with the sub-ck). he clock oscillation buffer is out pin goes "H". Furthermo ne level as XOUT via the feet KCIN-XCOUT oscillator functio clock).	1 : Sub-clock ter to "1" (write enable). 0" (I/O port) or the microcomputer goes to a stop mode. r dissipation mode is selected. This bit cannot be used fo p the main clock, the following setting is required: bock stably oscillating. turned off and clock input is accepted if the sub clock is r re, because the internal feedback resistor remains conne aback resistor. n), wait until the sub-clock oscillates stably before switching the sub-clock stably stably stably before switching the sub-clock stably	r not cctec
Note 1: Write to this regist Note 2: The CM03 bit is so Vote 3: This bit is provided detection as to wh (1) Set the CM07 (2) Set the CM05 Note 4: During external clo chosen as a CPU of Note 5: When CM05 bit is the XIN pin is pulle Note 6: After setting the CI the CM07 bit from Note 7: When entering sto Note 8: The fc32 clock doe	er after setting et to "1" (high) v t to stop the main bit to "1" (Sub- bit to "1" (Stop bit to "1" (to the sar W04 bit to "1" (c) "0" to "1" (sub- p mode from hi s not stop. Dur woit mode)	(Notes 6, 10, 11, 12) the PRC0 bit of PRCR regist when the CM04 bit is set to " ain clock when the low powe clock stopped or not. To sto clock select) with the sub-cle). he clock oscillation buffer is out pin goes "H". Furthermo ne level as XOUT via the feet KCIN-XCOUT oscillator functio clock). gh or middle speed mode, th ing low speed or low power	1 : Sub-clock ter to "1" (write enable). 0" (I/O port) or the microcomputer goes to a stop mode. r dissipation mode is selected. This bit cannot be used fo p the main clock, the following setting is required: bock stably oscillating. turned off and clock input is accepted if the sub clock is r re, because the internal feedback resistor remains conne dback resistor. n), wait until the sub-clock oscillates stably before switchi ne CM06 bit is set to "1" (divide-by-8 mode). dissipation mode, do not set this bit to "1" (peripheral cloc	not ected ng
Note 1: Write to this registe Note 2: The CM03 bit is se Vote 3: This bit is provided detection as to wh (1) Set the CM07 (2) Set the CM05 Note 4: During external clc chosen as a CPU i Note 5: When CM05 bit is the XIN pin is pulle Note 6: After setting the CI the CM07 bit from Note 7: When entering sto Note 8: The fc32 clock doe turned off when in Note 9: To use a sub-clock Note 10: When the PM21 I no effect	er after setting t to "1" (high) w t to stop the ma ether the main bit to "1" (Sub- bit to "1" (Sub- clock. set to "1, the X d "H" to the sar M04 bit to "1" (Sub- p mode from hi s not stop. Dur wait mode). s, set this bit to bit of PM2 regis	(Notes 6, 10, 11, 12) the PRC0 bit of PRCR regist when the CM04 bit is set to " ain clock when the low powe clock stopped or not. To sto clock select) with the sub-cle). he clock oscillation buffer is out pin goes "H". Furthermo ne level as Xout via the feec KCIN-XCOUT oscillator functio clock). gh or middle speed mode, th ing low speed or low power of "1". Also make sure ports P8 ster is set to "1" (clock modifi	1 : Sub-clock ter to "1" (write enable). " (I/O port) or the microcomputer goes to a stop mode. r dissipation mode is selected. This bit cannot be used fo p the main clock, the following setting is required: bock stably oscillating. turned off and clock input is accepted if the sub clock is r re, because the internal feedback resistor remains conner back resistor. n), wait until the sub-clock oscillates stably before switching the CM06 bit is set to "1" (divide-by-8 mode). dissipation mode, do not set this bit to "1" (peripheral clock a and P87 are directed for input, with no pull-ups. cation disable), writing to the CM02, CM05, and CM07 bit	not ected ng k ts h
Note 1: Write to this registe Note 2: The CM03 bit is se Vote 3: This bit is provided detection as to wh (1) Set the CM07 (2) Set the CM05 Note 4: During external clc chosen as a CPU i Note 5: When CM05 bit is the XIN pin is pulle Note 6: After setting the CI the CM07 bit from Note 7: When entering sto Note 8: The fc32 clock doe turned off when in Note 9: To use a sub-clock Note 10: When the PM21 I no effect. Note 11: If the PM21 bit ne Note 12: To use the main o (1) Set the CM05 bit (2) Wait until td(M-	er after setting t to "1" (high) \v t o stop the main bit to "1" (Sub- bit to "1" (Stop bit to "1" (Stop work input, only t clock. set of the sar M04 bit to "1" ("0" to "1" (sub- p mode from h s not stop. Dur wait mode). t, set this bit to bit of PM2 regis bit of PM2 regis bit to "0" (oscilla L) elapses or th bit all to "0"	the PRC0 bit of PRCR regist when the CM04 bit is set to " ain clock when the low powe clock stopped or not. To sto clock scelect) with the sub-ck). he clock oscillation buffer is OUT pin goes "H". Furthermon ne level as XOUT via the feed (CIN-XCOUT oscillator functio clock). gh or middle speed mode, the ing low speed or low power of "1". Also make sure ports P8 ster is set to "1" (clock modifi of "1", set the CM07 bit to "0" ck source for the CPU clock ate). he main clock oscillation state	1 : Sub-clock ter to "1" (write enable). 0" (I/O port) or the microcomputer goes to a stop mode. r dissipation mode is selected. This bit cannot be used fo p the main clock, the following setting is required: bock stably oscillating. turned off and clock input is accepted if the sub clock is r re, because the internal feedback resistor remains conner aback resistor. n), wait until the sub-clock oscillates stably before switch the CM06 bit is set to "1" (divide-by-8 mode). dissipation mode, do not set this bit to "1" (peripheral cloc 6 and P87 are directed for input, with no pull-ups. cation disable), writing to the CM02, CM05, and CM07 bit (main clock) before setting it. follow the procedure below. bilizes, whichever is longer.	ng kk

Figure 2.5.2. CM0 Register





Note 5: When the PM21 bit of PM2 register is set to "1" (clock modification disable), writing to the CM10 bits has no effect.

Figure 2.5.3. CM1 Register





Figure 2.5.4. PCLKR Register and PM2 Register



2.5.1 Oscillator Circuit

The following describes the clocks generated by the clock generation circuit.

Two oscillation circuits are built in the clock generating circuit, and a main clock or a sub clock can be chosen as a CPU clock by setup of the START pin after reset.

(1) Main Clock

This clock is used as the clock source for the CPU and peripheral function clocks. The main clock oscillator circuit is configured by connecting a resonator between the XIN and XOUT pins. The main clock oscillator circuit contains a feedback resistor, which is disconnected from the oscillator circuit during stop mode in order to reduce the amount of power consumed in the chip. The main clock oscillator circuit may also be configured by feeding an externally generated clock to the XIN pin. Figure 2.5.5 shows the examples of main clock connection circuit.

When the level on the START pin is "H", the main clock divided by 8 is selected for the CPU clock (Sub clock turned off) after reset.

The power consumption in the chip can be reduced by setting the CM05 bit of CM0 register to "1" (main clock oscillator circuit turned off) after switching the clock source for the CPU clock to a sub clock. In this case, XOUT goes "H". Furthermore, because the internal feedback resistor remains on, XIN is pulled "H" to XOUT via the feedback resistor. Note that if an externally generated clock is fed into the XIN pin, the main clock cannot be turned off by setting the CM05 bit to "1" without selecting sub clock fot the CPU clock. If necessary, use an external circuit to turn off the clock.

During stop mode, all clocks including the main clock are turned off. Refer to "power control".



Figure 2.5.5. Examples of Main Clock Connection Circuit



(2) Sub Clock

The sub clock is generated by the sub clock oscillation circuit. This clock is used as the clock source for the CPU clock, as well as the timer A and timer B count sources. In addition, an fc clock with the same frequency as that of the sub clock can be output from the CLKOUT pin.

The sub clock oscillator circuit is configured by connecting a crystal resonator between the XCIN and XCOUT pins. The sub clock oscillator circuit contains a feedback resistor, which is disconnected from the oscillator circuit during stop mode in order to reduce the amount of power consumed in the chip. The sub clock oscillator circuit may also be configured by feeding an externally generated clock to the XCIN pin. Figure 2.5.6 shows the examples of sub clock connection circuit.

When the level on the START pin is "H", the sub clock is turned off after reset. At this time, the feedback resistor is disconnected from the oscillator circuit.

To use the sub clock for the CPU clock, set the CM07 bit of CM0 register to "1 " (sub clock) after the sub clock becomes oscillating stably.

When a START pin is "L", the sub clock (XCIN) divided by 8 becomes the CPU clock after reset (the main clock stops). When you use a main clock after this, please shift according to the procedure shown in Fig. 2.5.7.

During stop mode, all clocks including the sub clock are turned off. Refer to "power control".



Figure 2.5.6. Examples of Sub Clock Connection Circuit





Figure 2.5.7. Procedure to Use the Main Clock from the Sub Clock as CPU Clock Source



2.5.2 CPU Clock and Peripheral Function Clock

Two type clocks: CPU clock to operate the CPU and peripheral function clocks to operate the peripheral functions.

(1) CPU Clock and BCLK

These are operating clocks for the CPU and watchdog timer.

The clock source for the CPU clock can be chosen to be the main clock or sub clock.

If the main clock is selected as the clock source for the CPU clock, the selected clock source can be divided by 1 (undivided), 2, 4, 8 or 16 to produce the CPU clock. Use the CM06 bit in CM0 register and the CM17 to CM16 bits in CM1 register to select the divide-by-n value.

When the level on the START pin is "H", the main clock divided by 8 provides the CPU clock after reset. When the level on the START pin is "L", the sub clock of frequency divided by 8 provides the CPU clock after reset.

At this time, the CM04 bit and the CM05 bit of CM0 register become "1" .

During memory expansion or microprocessor mode, a BCLK signal with the same frequency as the CPU clock can be output from the BCLK pin by setting the PM07 bit of PM0 register to "0" (output enabled).

Note that when entering stop mode from high or middle speed mode, or when the CM05 bit of CM0 register is set to "1" (main clock turned off) in low-speed mode, the CM06 bit of CM0 register is set to "1" (divide-by-8 mode).

(2) Peripheral Function Clock(f1, f2, f8, f32, f1SIO, f2SIO, f8SIO, f32SIO, fAD, fC32)

These are operating clocks for the peripheral functions.

Of these, fi (i = 1, 2, 8, 32) and fisio are derived from the main clock by dividing them by i. The clock fi is used for timers A and B, and fisio is used for serial I/O. The f8 and f32 clocks can be output from the CLKOUT pin.

The fAD clock is produced from the main clock, and is used for the A-D converter.

When the WAIT instruction is executed after setting the CM02 bit of CM0 register to "1" (peripheral function clock turned off during wait mode), or when the microcomputer is in low power dissipation mode, the fi, fisio and fAD clocks are turned off.

The fC32 clock is produced from the sub clock, and is used for timers A and B. This clock can be used when the sub clock is on.

Clock Output Function

During single-chip mode, the f8, f32 or fC clock can be output from the CLKOUT pin. Use the CM01 to CM00 bits of CM0 register to select.



2.5.3 Power Control

There are three power control modes. For convenience' sake, all modes other than wait and stop modes are referred to as normal operation mode here.

(1) Normal Operation Mode

Normal operation mode is further classified into four modes.

In normal operation mode, because the CPU clock and the peripheral function clocks both are on, the CPU and the peripheral functions are operating. Power control is exercised by controlling the CPU clock frequency. The higher the CPU clock frequency, the greater the processing capability. The lower the CPU clock frequency, the smaller the power consumption in the chip. If the unnecessary oscillator circuits are turned off, the power consumption is further reduced.

Before the clock sources for the CPU clock can be switched over, the new clock source to which switched must be oscillating stably. If the new clock source is the main clock or sub clock, allow a sufficient wait time in a program until it becomes oscillating stably.

• High-speed Mode

The main clock divided by 1 provides the CPU clock. If the sub clock is on, fC32 can be used as the count source for timers A and B.

Medium-speed Mode

The main clock divided by 2, 4, 8 or 16 provides the CPU clock. If the sub clock is on, fC32 can be used as the count source for timers A and B.

Low-speed Mode

The sub clock provides the CPU clock. The main clock is used as the clock source for the peripheral function clock.

The fC32 clock can be used as the count source for timers A and B.

Low Power Dissipation Mode

In this mode, the main clock is turned off after being placed in low speed mode. The sub clock provides the CPU clock. The fc32 clock can be used as the count source for timers A and B.

Simultaneously when this mode is selected, the CM06 bit of CM0 register becomes "1" (divided by 8 mode). In the low power dissipation mode, do not change the CM06 bit. Consequently, the medium speed (divided by 8) mode is to be selected when the main clock is operated next.



(2) Wait Mode

In wait mode, the CPU clock is turned off, so are the CPU (because operated by the CPU clock) and the watchdog timer. Because the main clock and sub clock, are on, the peripheral functions using these clocks keep operating.

• Peripheral Function Clock Stop Function

If the CM02 bit is "1" (peripheral function clocks turned off during wait mode), the f1, f2, f8, f32, f1SIO, f8SIO, f32SIO and fAD clocks are turned off when in wait mode, with the power consumption reduced that much. However, fC32 remains on.

• Entering Wait Mode

The microcomputer is placed into wait mode by executing the WAIT instruction.

• Pin Status During Wait Mode

Table 2.5.2 lists pin status during wait mode

• Exiting Wait Mode

The microcomputer is moved out of wait mode by a hardware reset, $\overline{\text{NMI}}$ interrupt or peripheral function interrupt.

If the microcomputer is to be moved out of exit wait mode by a hardware reset or $\overline{\text{NMI}}$ interrupt, set the peripheral function interrupt priority ILVL2 to ILVL0 bits to "0002" (interrupts disabled) before executing the WAIT instruction.

The peripheral function interrupts are affected by the CM02 bit. If CM02 bit is "0" (peripheral function clocks not turned off during wait mode), all peripheral function interrupts can be used to exit wait mode. If CM02 bit is "1" (peripheral function clocks turned off during wait mode), the peripheral functions using the peripheral function clocks stop operating, so that only the peripheral functions clocked by external signals can be used to exit wait mode.



Pin		Memory expansion mode	Single-chip mode
		Microprocessor mode	
Ao to A19, Do to D	15, $\overline{\text{CS0}}$ to $\overline{\text{CS3}}$,	Retains status before wait mode	
BHE			
$\overline{RD}, \overline{WR}, \overline{WRL}, \overline{V}$	VRH	"H"	
HLDA,BCLK		"H"	
ALE		"H"	
I/O ports		Retains status before wait mode	Retains status before wait mode
CLKOUT	When fc selected		Does not stop
	When f8, f32 selected		Does not stop when the CM02
			bit is "0".
			When the CM02 bit is "1", the
			status immediately prior to
			entering wait mode is main-
			tained.

Table 2.5.2. Pin Status During Wait Mode

Table 2.5.3. Interrupts to Exit Wait Mode

Interrupt	CM02=0	CM02=1
NMI interrupt	Can be used	Can be used
Serial I/O interrupt	Can be used when operating with internal or external clock	Can be used when operating with external clock
key input interrupt	Can be used	Can be used
A-D conversion interrupt	Can be used in one-shot mode or single sweep mode	— (Do not use)
Timer A interrupt Timer B interrupt	Can be used in all modes	Can be used in event counter mode or when the count source is fC32
INT interrupt	Can be used	Can be used

Table 2.5.3 lists the interrupts to exit wait mode.

If the microcomputer is to be moved out of wait mode by a peripheral function interrupt, set up the following before executing the WAIT instruction.

1. In the ILVL2 to ILVL0 bits of interrupt control register, set the interrupt priority level of the periph eral function interrupt to be used to exit wait mode.

Also, for all of the peripheral function interrupts not used to exit wait mode, set the ILVL2 to ILVL0 bits to "0002" (interrupt disable).

- 2. Set the I flag to "1".
- 3. Enable the peripheral function whose interrupt is to be used to exit wait mode.

In this case, when an interrupt request is generated and the CPU clock is thereby turned on, an interrupt routine is executed.

The CPU clock turned on when exiting wait mode by a peripheral function interrupt is the same CPU clock that was on when the WAIT instruction was executed.

(3) Stop Mode

In stop mode, all oscillator circuits are turned off, so are the CPU clock and the peripheral function clocks. Therefore, the CPU and the peripheral functions clocked by these clocks stop operating. The least amount of power is consumed in this mode. If the voltage applied to Vcc pins is VRAM or more, the internal RAM is retained.

However, the peripheral functions clocked by external signals keep operating. The following interrupts can be used to exit stop mode.

- NMI interrupt
- Key interrupt
- INT interrupt
- Timer A, Timer B interrupt (when counting external pulses in event counter mode)
- Serial I/O interrupt (when external clock is seleted)

The internal oscillator circuit of expansion function (Data acquisition / humming function) stops oscillation when expansion register XTAL_VCO, PDC_VCO_ON, VPS_VCO_ON = "L".

• Entering Stop Mode

The microcomputer is placed into stop mode by setting the CM10 bit of CM1 register to "1" (all clocks turned off). At the same time, the CM06 bit of CM0 register is set to "1" (divide-by-8 mode) and the CM15 bit of CM1 register is set to "1" (main clock oscillator circuit drive capability high).

• Pin Status in Stop Mode

Table 2.5.4 lists pin status during stop mode

• Exiting Stop Mode

The microcomputer is moved out of stop mode by a hardware reset, NMI interrupt or peripheral function interrupt.

If the microcomputer is to be moved out of stop mode by a hardware reset or $\overline{\text{NMI}}$ interrupt, set the peripheral function interrupt priority ILVL2 to ILVL0 bits to "0002" (interrupts disable) before setting the CM10 bit to "1".

If the microcomputer is to be moved out of stop mode by a peripheral function interrupt, set up the following before setting the CM10 bit to "1".

1. In the ILVL2 to ILVL0 bits of interrupt control register, set the interrupt priority level of the peripheral function interrupt to be used to exit stop mode.

Also, for all of the peripheral function interrupts not used to exit stop mode, set the ILVL2 to ILVL0 bits to "0002".

- 2. Set the I flag to "1".
- 3. Enable the peripheral function whose interrupt is to be used to exit stop mode.

In this case, when an interrupt request is generated and the CPU clock is thereby turned on, an interrupt service routine is executed.

Which CPU clock will be used after exiting stop mode by a peripheral function or $\overline{\text{NMI}}$ interrupt is determined by the CPU clock that was on when the microcomputer was placed into stop mode as follows:

If the CPU clock before entering stop mode was derived from the sub clock: sub clock

If the CPU clock before entering stop mode was derived from the main clock: main clock divide-by-8



Table 2.5.4.	Pin	Status	in	Stop	Mode

Pin		Memory expansion mode	Single-chip mode
		Microprocessor mode	
Ao to A19, Do	to D_{15} , $\overline{CS0}$ to $\overline{CS3}$,	Retains status before stop mode	
BHE			
RD, WR, WF	RL, WRH	"H"	
HLDA, BCLK	ζ	"H"	
ALE		"H"	
I/O ports		Retains status before stop mode	Retains status before stop mode
CLKOUT	When fc selected		"H"
	When f8, f32 selected		Retains status before stop mode



Figure 2.5.8 shows the state transition from normal operation mode to stop mode and wait mode. Figure 2.5.9 shows the state transition in normal operation mode.



Figure 2.5.8. State Transition to Stop Mode and Wait Mode





Figure 2.5.9. State Transition in Normal Mode

2.5.4 System Clock Protective Function

When the main clock is selected for the CPU clock source, this function disables the clock against modifications in order to prevent the CPU clock from becoming halted by run-away.

If the PM21 bit of PM2 register is set to "1" (clock modification disabled), the following bits are protected against writes:

- CM02, CM05, and CM07 bits in CM0 register
- CM10, CM11 bits in CM1 register

Before the system clock protective function can be used, the following register settings must be made while the CM05 bit of CM0 register is "0" (main clock oscillating) and CM07 bit is "0" (main clock selected for the CPU clock source):

(1) Set the PRC1 bit of PRCR register to "1" (enable writes to PM2 register).

(2) Set the PM21 bit of PM2 register to "1" (disable clock modification).

(3) Set the PRC1 bit of PRCR register to "0" (disable writes to PM2 register).

Do not execute the WAIT instruction when the PM21 bit is "1".



2.6 Protection

In the event that a program runs out of control, this function protects the important registers so that they will not be rewritten easily. Figure 2.6.1 shows the PRCR register. The following lists the registers protected by the PRCR register.

- Registers protected by PRC0 bit: CM0, CM1 and PCLKR registers
- Registers protected by PRC1 bit: PM0, PM1 and PM2 registers
- Registers protected by PRC2 bit: PD9, S3C and S4C registers

Set the PRC2 bit to "1" (write enabled) and then write to any address, and the PRC2 bit will be cleared to "0" (write protected). The registers protected by the PRC2 bit should be changed in the next instruction after setting the PRC2 bit to "1". Make sure no interrupts or DMA transfers will occur between the instruction in which the PRC2 bit is set to "1" and the next instruction. The PRC0 and PRC1 bits are not automatically cleared to "0" by writing to any address. They can only be cleared in a program.



Figure 2.6.1. PRCR Register

2.7 Interrupts

2.7.1 Type of Interrupts

Figure 2.7.1 shows types of interrupts.



Figure 2.7.1. Interrupts

- Maskable Interrupt: An interrupt which can be enabled (disabled) by the interrupt enable flag (I flag) or
 whose interrupt priority <u>can be changed</u> by priority level.
- Non-maskable Interrupt: An interrupt which cannot be enabled (disabled) by the interrupt enable flag (I flag) or whose interrupt priority <u>cannot be changed</u> by priority level.



2.7.2 Software Interrupts

A software interrupt occurs when executing certain instructions. Software interrupts are non-maskable interrupts.

• Undefined Instruction Interrupt

An undefined instruction interrupt occurs when executing the UND instruction.

Overflow Interrupt

An overflow interrupt occurs when executing the INTO instruction with the O flag set to "1" (the operation resulted in an overflow). The following are instructions whose O flag changes by arithmetic: ABS, ADC, ADCF, ADD, CMP, DIV, DIVU, DIVX, NEG, RMPA, SBB, SHA, SUB

BRK Interrupt

A BRK interrupt occurs when executing the BRK instruction.

• INT Instruction Interrupt

An INT instruction interrupt occurs when executing the INT instruction. Software interrupt Nos. 0 to 63 can be specified for the INT instruction. Because software interrupt Nos. 4 to 31 are assigned to peripheral function interrupts, the same interrupt routine as for peripheral function interrupts can be executed by executing the INT instruction.

In software interrupt Nos. 0 to 31, the U flag is saved to the stack during instruction execution and is cleared to "0" (ISP selected) before executing an interrupt sequence. The U flag is restored from the stack when returning from the interrupt routine. In software interrupt Nos. 32 to 63, the U flag does not change state during instruction execution, and the SP then selected is used.



2.7.3 Hardware Interrupts

Hardware interrupts are classified into two types — special interrupts and peripheral function interrupts.

(1) Special Interrupts

Special interrupts are non-maskable interrupts.

NMI Interrupt

An $\overline{\text{NMI}}$ interrupt is generated when input on the $\overline{\text{NMI}}$ pin changes state from high to low. For details about the $\overline{\text{NMI}}$ interrupt, refer to the section "NMI interrupt".

DBC Interrupt

Do not normally use this interrupt because it is provided exclusively for use by development support tools.

Watchdog Timer Interrupt

Generated by the watchdog timer. Once a watchdog timer interrupt is generated, be sure to initialize the watchdog timer. For details about the watchdog timer, refer to the section "watchdog timer".

Single-step Interrupt

Do not normally use this interrupt because it is provided exclusively for use by development support tools.

Address Match Interrupt

An address match interrupt is generated immediately before executing the instruction at the address indicated by the RMAD0 to RMAD3 register that corresponds to one of the AIER register's AIER0 or AIER1 bit or the AIER2 register's AIER20 or AIER21 bit which is "1" (address match interrupt enabled). For details about the address match interrupt, refer to the section "address match interrupt".

(2) Peripheral Function Interrupts

Peripheral function interrupts are maskable interrupts and generated by the microcomputer's internal functions. The interrupt sources for peripheral function interrupts are listed in Table 2.7.2. For details about the peripheral functions, refer to the description of each peripheral function in this manual.



2.7.4 Interrupts and Interrupt Vector

One interrupt vector consists of 4 bytes. Set the start address of each interrupt routine in the respective interrupt vectors. When an interrupt request is accepted, the CPU branches to the address set in the corresponding interrupt vector. Figure 2.7.2 shows the interrupt vector.



Figure 2.7.2. Interrupt Vector

• Fixed Vector Tables

The fixed vector tables are allocated to the addresses from FFFDC16 to FFFFF16. Table 2.7.1 lists the fixed vector tables. In the flash memory version of microcomputer, the vector addresses (H) of fixed vectors are used by the ID code check function. For details, refer to the section "flash memory rewrite disabling function".

Table 2.7.1. Fixed Vector Tables

Interrupt source	Vector table addresses	Remarks	Reference
	Address (L) to address (H)		
Undefined instruction	FFFDC16 to FFFDF16	Interrupt on UND instruction	M16C/60, M16C/20
Overflow	FFFE016 to FFFE316	Interrupt on INTO instruction	series software
BRK instruction	FFFE416 to FFFE716	If the contents of address FFFE716 is FF16, program ex- ecution starts from the address shown by the vector in the relocatable vector table.	maual
Address match	FFFE816 to FFFEB16		Address match interrupt
Single step (Note)	FFFEC16 to FFFEF16		
Watchdog timer	FFFF016 to FFFF316		Watchdog timer
DBC (Note)	FFFF416 to FFFF716		
NMI	FFFF816 to FFFFB16		NMI interrupt
Reset	FFFFC16 to FFFFF16		Reset

Note: Do not normally use this interrupt because it is provided exclusively for use by development support tools.



• Relocatable Vector Tables

The 256 bytes beginning with the start address set in the INTB register comprise a reloacatable vector table area. Table 2.7.2 lists the relocatable vector tables. Setting an even address in the INTB register results in the interrupt sequence being executed faster than in the case of odd addresses.

Interrupt source	Vector address (Note 1) Address (L) to address (H)	Software interrupt number	Reference
BRK instruction (Note 5)	+0 to +3 (000016 to 000316)	0	M16C/60, M16C/20
(Reserved)		1 to 3	series software manual
ĪNT3	+16 to +19 (001016 to 001316)	4	INT interrupt
Timer B5/SLICE ON (Note 7)	+20 to +23 (001416 to 001716)	5	Timer
Timer B4/Remote control, UART1 bus collision detect (Note 4/Note 6/Note 7)	+24 to +27 (001816 to 001B16)	6	Timer
Timer B3/HINT, UART0 bus collision detect (Note 4/Note 6/Note 7)	+28 to +31 (001C16 to 001F16)	7	Senai i/O
SI/O4, INT5 (Note 2)	+32 to +35 (002016 to 002316)	8	INT interrupt
SI/O3, INT4 (Note 2)	+36 to +39 (002416 to 002716)	9	Serial I/O
UART 2 bus collision detection	+40 to +43 (002816 to 002B16)	10	Serial I/O
DMA0	+44 to +47 (002C16 to 002F16)	11	D MAG
DMA1	+48 to +51 (003016 to 003316)	12	DMAC
Key input interrupt	+52 to +55 (003416 to 003716)	13	Key input interrupt
A-D	+56 to +59 (003816 to 003B16)	14	A-D convertor
UART2 transmit, NACK2 (Note 3)	+60 to +63 (003C16 to 003F16)	15	
UART2 receive, ACK2 (Note 3)	+64 to +67 (004016 to 004316)	16	
UART0 transmit, NACK0(Note 3)	+68 to +71 (004416 to 004716)	17	
UART0 receive, ACK0 (Note 3)	+72 to +75 (004816 to 004B16)	18	Serial I/O
UART1 transmit, NACK1(Note 3)	+76 to +79 (004C16 to 004F16)	19	
UART1 receive, ACK1 (Note 3)	+80 to +83 (005016 to 005316)	20	
Timer A0	+84 to +87 (005416 to 005716)	21	
Timer A1	+88 to +91 (005816 to 005B16)	22	
Timer A2	+92 to +95 (005C16 to 005F16)	23	
Timer A3	+96 to +99 (006016 to 006316)	24	
Timer A4	+100 to +103 (006416 to 006716)	25	Timer
Timer B0	+104 to +107 (006816 to 006B16)	26	
Timer B1	+108 to +111 (006C16 to 006F16)	27	
Timer B2	+112 to +115 (007016 to 007316)	28	
INTO	+116 to +119 (007416 to 007716)	29	
INT1	+120 to +123 (007816 to 007B16)	30	INT interrupt
INT2	+124 to +127 (007C16 to 007F16)	31	
	+128 to +131 (008016 to 008316)	32	M16C/60, M16C/20
Software interrupt (Note 5)	to +252 to +255 (00FC16 to 00FF16)	to 63	series software manual

Note 1: Address relative to address in INTB.

Note 2: Use the IFSR register's IFSR6 and IFSR7 bits to select.

Note 3: During I²C mode, NACK and ACK interrupts comprise the interrupt source.

Note 4: Use the IFSR2A register's IFSR26 and IFSR27 bits to select.

Note 5: These interrupts cannot be disabled using the I flag.

Note 6: Bus collision detection : During IE mode, this bus collision detection constitutes the cause of an interrupt. During I²C mode, however, a start condition or a stop condition detection

constitutes the cause of an interrupt.

Note 7: When use SLICEON, remote control, and HINT interruption, refer to address 3616 expansion register of "2.14 Expansion Function."

Rev.1.20 Dec 13, 2005 page 61 of 323 REJ03B0095-0100Z



2.7.5 Interrupt Control

The following describes how to enable/disable the maskable interrupts, and how to set the priority in which order they are accepted. What is explained here does not apply to nonmaskable interrupts. Use the FLG register's I flag, IPL, and each interrupt control register's ILVL2 to ILVL0 bits to enable/ disable the maskable interrupts. Whether an interrupt is requested is indicated by the IR bit in each interrupt control register.

Figure 2.7.3 shows the interrupt control registers.





Figure 2.7.3. Interrupt Control Registers

Rev.1.20 Dec 13, 2005 page 63 of 323 REJ03B0095-0100Z

I Flag

The I flag enables or disables the maskable interrupt. Setting the I flag to "1" (= enabled) enables the maskable interrupt. Setting the I flag to "0" (= disabled) disables all maskable interrupts.

IR Bit

The IR bit is set to "1" (= interrupt requested) when an interrupt request is generated. Then, when the interrupt request is accepted and the CPU branches to the corresponding interrupt vector, the IR bit is cleared to "0" (= interrupt not requested).

The IR bit can be cleared to "0" in a program. Note that do not write "1" to this bit.

ILVL2 to ILVL0 Bits and IPL

Interrupt priority levels can be set using the ILVL2 to ILVL0 bits.

Table 2.7.3 shows the settings of interrupt priority levels and Table 2.7.4 shows the interrupt priority levels enabled by the IPL.

The following are conditions under which an interrupt is accepted:

- I flag = "1"
- \cdot IR bit = "1"
- · interrupt priority level > IPL

The I flag, IR bit, ILVL2 to ILVL0 bits and IPL are independent of each other. In no case do they affect one another.

ILVL2 to ILVL0 bits	Interrupt priority level	Priority order
0002	Level 0 (interrupt disabled)	
0012	Level 1	Low
0102	Level 2	
0112	Level 3	
1002	Level 4	
1012	Level 5	
1102	Level 6	
1112	Level 7	High

Table 2.7.3. Settings of Interrupt Priority Levels

Table 2.7.4. Interrupt Priority Levels Enabled by IPL

IPL	Enabled interrupt priority levels
0002	Interrupt levels 1 and above are enabled
0012	Interrupt levels 2 and above are enabled
0102	Interrupt levels 3 and above are enabled
0112	Interrupt levels 4 and above are enabled
1002	Interrupt levels 5 and above are enabled
1012	Interrupt levels 6 and above are enabled
1102	Interrupt levels 7 and above are enabled
1112	All maskable interrupts are disabled



2.7.6 Interrupt Sequence

An interrupt sequence — what are performed over a period from the instant an interrupt is accepted to the instant the interrupt routine is executed — is described here.

If an interrupt occurs during execution of an instruction, the processor determines its priority when the execution of the instruction is completed, and transfers control to the interrupt sequence from the next cycle. If an interrupt occurs during execution of either the SMOVB, SMOVF, SSTR or RMPA instruction, the processor temporarily suspends the instruction being executed, and transfers control to the interrupt sequence.

The CPU behavior during the interrupt sequence is described below. Figure 2.7.4 shows time required for executing the interrupt sequence.

- (1) The CPU gets interrupt information (interrupt number and interrupt request priority level) by reading the address 0000016. Then it clears the IR bit for the corresponding interrupt to "0" (interrupt not requested).
- (2) The FLG register immediately before entering the interrupt sequence is saved to the CPU's internal temporary register^(Note 1).
- (3) The I, D and U flags in the FLG register become as follows:

The I flag is cleared to "0" (interrupts disabled).

The D flag is cleared to "0" (single-step interrupt disabled).

The U flag is cleared to "0" (ISP selected).

However, the U flag does not change state if an INT instruction for software interrupt Nos. 32 to 63 is executed.

- (4) The CPU's internal temporary register (Note 1) is saved to the stack.
- (5) The PC is saved to the stack.
- (6) The interrupt priority level of the accepted interrupt is set in the IPL.
- (7) The start address of the relevant interrupt routine set in the interrupt vector is stored in the PC.

After the interrupt sequence is completed, the processor resumes executing instructions from the start address of the interrupt routine.

Note: This register cannot be used by user.

CPU clock		
Address bus	Address Indeterminate (Note 1) SP-2 SP-4 vec vec+2 PC	
Data bus	Interrupt Indeterminate (Note 1) SP-2 SP-4 vec vec+2 contents contents	
RD	Indeterminate (Note 1)	
WR (N	Note 2)	
Note 1 : The indeterminate state depends on the instruction queue buffer. A read cycle occurs when the instruction queue buffer is ready to accept instructions. Note 2 : The WR signal timing shown here is for the case where the stack is located in the internal RAM.		
Figure 2.7.4.	Time Required for Executing Interrupt Sequence	

Interrupt Response Time

Figure 2.7.5 shows the interrupt response time. The interrupt response or interrupt acknowledge time denotes a time from when an interrupt request is generated till when the first instruction in the interrupt routine is executed. Specifically, it consists of a time from when an interrupt request is generated till when the instruction then executing is completed ((a) in Figure 2.7.5) and a time during which the interrupt sequence is executed ((b) in Figure 2.7.5).



Figure 2.7.5. Interrupt response time

Variation of IPL when Interrupt Request is Accepted

When a maskable interrupt request is accepted, the interrupt priority level of the accepted interrupt is set in the IPL.

When a software interrupt or special interrupt request is accepted, one of the interrupt priority levels listed in Table 2.7.5 is set in the IPL. Shown in Table 2.7.5 are the IPL values of software and special interrupts when they are accepted.

Table 2.7.5. IPL Level That is Set to IPL When A Software or Special Interrupt Is Accepted

Interrupt sources	Level that is set to IPL
Watchdog timer, NMI	7
Software, address match, DBC, single-step	Not changed

Rev.1.20 Dec 13, 2005 page 66 of 323 REJ03B0095-0100Z

Saving Registers

In the interrupt sequence, the FLG register and PC are saved to the stack.

At this time, the 4 high-order bits of the PC and the 4 high-order (IPL) and 8 low-order bits of the FLG register, 16 bits in total, are saved to the stack first. Next, the 16 low-order bits of the PC are saved. Figure 2.7.6 shows the stack status before and after an interrupt request is accepted.

The other necessary registers must be saved in a program at the beginning of the interrupt routine. Use the PUSHM instruction, and all registers except SP can be saved with a single instruction.



Figure 2.7.6. Stack StatusBefore and After Acceptance of Interrupt Request



The operation of saving registers carried out in the interrupt sequence is dependent on whether the SP^(Note), at the time of acceptance of an interrupt request, is even or odd. If the stack pointer ^(Note) is even, the FLG register and the PC are saved, 16 bits at a time. If odd, they are saved in two steps, 8 bits at a time. Figure 2.7.7 shows the operation of the saving registers.

Note: When any INT instruction in software numbers 32 to 63 has been executed, this is the SP indicated by the U flag. Otherwise, it is the ISP.



Figure 2.7.7. Operation of Saving Register

Rev.1.20 Dec 13, 2005 page 68 of 323 REJ03B0095-0100Z

Returning from an Interrupt Routine

The FLG register and PC in the state in which they were immediately before entering the interrupt sequence are restored from the stack by executing the REIT instruction at the end of the interrupt routine. Thereafter the CPU returns to the program which was being executed before accepting the interrupt request.

Return the other registers saved by a program within the interrupt routine using the POPM or similar instruction before executing the REIT instruction.

Interrupt Priority

If two or more interrupt requests are generated while executing one instruction, the interrupt request that has the highest priority is accepted.

For maskable interrupts (peripheral functions), any desired priority level can be selected using the ILVL2 to ILVL0 bits. However, if two or more maskable interrupts have the same priority level, their interrupt priority is resolved by hardware, with the highest priority interrupt accepted.

The watchdog timer and other special interrupts have their priority levels set in hardware. Figure 2.7.8 shows the priorities of hardware interrupts.

Software interrupts are not affected by the interrupt priority. If an instruction is executed, control branches invariably to the interrupt routine.



Figure 2.7.8. Hardware Interrupt Priority

Interrupt Priority Resolution Circuit

The interrupt priority resolution circuit is used to select the interrupt with the highest priority among those requested.

Figure 2.7.9 shows the circuit that judges the interrupt priority level.



2.7.7 INT Interrupt

INTi interrupt (i=0 to 5) is triggered by the edges of external inputs. The edge polarity is selected using the IFSR register's IFSRi bit.

INT4 and INT5 share the interrupt vector and interrupt control register with SI/O3 and SI/O4, respectively. To use the INT4 interrupt, set the IFSR register's IFSR6 bit to "1" (= $\overline{INT4}$). To use the $\overline{INT5}$ interrupt, set the IFSR register's IFSR7 bit to "1" (= $\overline{INT5}$).

After modifying the IFSR6 or IFSR7 bit, clear the corresponding IR bit to "0" (= interrupt not requested) before enabling the interrupt.

Figure 2.7.10 shows the IFSR and IFSR2A registers.



Downloaded from **Elcodis.com** electronic components distributor

2.7.8 NMI Interrupt

An $\overline{\text{NMI}}$ interrupt is generated when input on the $\overline{\text{NMI}}$ pin changes state from high to low. The $\overline{\text{NMI}}$ interrupt is a non-maskable interrupt.

The input level of this $\overline{\text{NMI}}$ interrupt input pin can be read by accessing the P8 register's P8_5 bit. This pin cannot be used as an input port.

2.7.9 Key Input Interrupt

Of P104 to P107, a key input interrupt is generated when input on any of the P104 to P107 pins which has had the PD10 register's PD10_4 to PD10_7 bits set to "0" (= input) goes low. Key input interrupts can be used as a key-on wakeup function, the function which gets the microcomputer out of wait or stop mode. However, if you intend to use the key input interrupt, do not use P104 to P107 as analog input ports. Figure 2.7.11 shows the block diagram of the key input interrupt. Note, however, that while input on any pin which has had the PD10_4 to PD10_7 bits set to "0" (= input mode) is pulled low, inputs on all other pins of the port are not detected as interrupts.



Figure 2.7.11. Key Input Interrupt
2.7.10 Address Match Interrupt

An address match interrupt request is generated immediately before executing the instruction at the address indicated by the RMADi register (i=0 to 3). Set the start address of any instruction in the RMADi register. Use the AIER register's AIER0 and AIER1 bits and the AIER2 register's AIER20 and AIER21 bits to enable or disable the interrupt. Note that the address match interrupt is unaffected by the I flag and IPL. For address match interrupts, the value of the PC that is saved to the stack area varies depending on the instruction being executed (refer to "Saving Registers").

(The value of the PC that is saved to the stack area is not the correct return address.) Therefore, follow one of the methods described below to return from the address match interrupt.

• Rewrite the content of the stack and then use the REIT instruction to return.

• Restore the stack to its previous state before the interrupt request was accepted by using the POP or similar other instruction and then use a jump instruction to return.

Table 2.7.6 shows the value of the PC that is saved to the stack area when an address match interrupt request is accepted.

Note that when using the external bus in 8 bits width, no address match interrupts can be used for external areas.

Figure 2.7.13 shows the AIER, AIER2, and RMAD0 to RMAD3 registers.

Table 2.7.6. Instruction Just Before Execution and Address Stored in Stack When There Occurs Interrupts

	Value of the PC that is saved to the stack area					
16-bit op-cod Instruction sh ADD.B:S OR.B:S STNZ.B:S CMP.B:S JMPS MOV.B:S	e instruction wwn below amo #IMM8,dest #IMM8,dest #IMM8,dest #IMM8 #IMM8	ng 8-bit opera SUB.B:S MOV.B:S STZX.B:S PUSHM JSRS lowever, dest	ation code instructions #IMM8,dest #IMM8,dest #IMM81,#IMM82,dest src #IMM8 =A0 or A1)	AND.B:S STZ.B:S POPM de	#IMM8,dest #IMM8,dest st	The address indicated by the RMADi register +2
Instructions other than the above The a indica RMAI					The address indicated by the RMADi register +1	

Value of the PC that is saved to the stack area : Refer to "Saving Registers".

Table Linin Melalionship Delween Address Malen Interrupt Obdress and Associated Negisters	Table 2.7.7.	Relationship	b Between Ac	dress Match	Interrupt S	Sources and	Associated Red	aisters
---	--------------	--------------	--------------	-------------	-------------	-------------	----------------	---------

Address match interrupt sources	Address match interrupt enable bit	Address match interrupt register
Address match interrupt 0	AIER0	RMAD0
Address match interrupt 1	AIER1	RMAD1
Address match interrupt 2	AIER20	RMAD2
Address match interrupt 3	AIER21	RMAD3



Figure 2.7.12. AIER Register, AIER2 Register and RMAD0 to RMAD3 Registers

2.8 Watchdog Timer

The watchdog timer is the function of detecting when the program is out of control. Therefore, we recommend using the watchdog timer to improve reliability of a system. The watchdog timer contains a 15-bit counter which counts down the clock derived by dividing the CPU clock using the prescaler. Whether to generate a watchdog timer interrupt request or apply a watchdog timer reset as an operation to be performed when the watchdog timer underflows after reaching the terminal count can be selected using the PM12 bit of PM1 register. The PM12 bit can only be set to "1" (reset). Once this bit is set to "1", it cannot be set to "0" (watchdog timer interrupt) in a program.

Refer to "Watchdog Timer Reset" for the details of watchdog timer reset.

When the main clock is selected for CPU clock, the divide-by-N value for the prescaler can be chosen to be 16 or 128 using the WDC7 bit of WDC register. If a sub-clock is selected for CPU clock, the divide-by-N value for the prescaler is always 2 no matter how the WDC7 bit is set. The period of watchdog timer can be calculated as given below. The period of watchdog timer is, however, subject to an error due to the prescaler.

With main clock chosen for CPU clock

	Prescaler dividing (16 or 128) X Watchdog timer count (32768)
Watchdog timer period =	CPU clock

With sub-clock chosen for CPU clock

Watchdog timer period = Prescaler dividing (2) X Watchdog timer count (32768) CPU clock

For example, when CPU clock = 10 MHz and the divide-by-N value for the prescaler= 16, the watchdog timer period is approx. 52.4 ms.

The watchdog timer is initialized by writing to the WDTS register. The prescaler is initialized after reset. Note that the watchdog timer and the prescaler both are inactive after reset, so that the watchdog timer is activated to start counting by writing to the WDTS register.

In stop mode, wait mode and hold state, the watchdog timer and prescaler are stopped. Counting is resumed from the held value when the modes or state are released.

Figure 2.8.1 shows the block diagram of the watchdog timer. Figure 2.8.2 shows the watchdog timer-related registers.











Rev.1.20 Dec 13, 2005 page 76 of 323 REJ03B0095-0100Z

2.9 DMAC

The DMAC (Direct Memory Access Controller) allows data to be transferred without the CPU intervention. Two DMAC channels are included. Each time a DMA request occurs, the DMAC transfers one (8 or 16-bit) data from the source address to the destination address. The DMAC uses the same data bus as used by the CPU. Because the DMAC has higher priority of bus control than the CPU and because it makes use of a cycle steal method, it can transfer one word (16 bits) or one byte (8 bits) of data within a very short time after a DMA request is generated. Figure 2.9.1 shows the block diagram of the DMAC. Table 2.9.1 shows the DMAC specifications. Figures 2.9.2 to 2.9.4 show the DMAC-related registers.



Figure 2.9.1. DMAC Block Diagram

A DMA request is generated by a write to the DMiSL register (i = 0 to 1)'s DSR bit, as well as by an interrupt request which is generated by any function specified by the DMiSL register's DMS and DSEL3 to DSEL0 bits. However, unlike in the case of interrupt requests, DMA requests are not affected by the I flag and the interrupt control register, so that even when interrupt requests are disabled and no interrupt request can be accepted, DMA requests are always accepted. Furthermore, because the DMAC does not affect interrupts, the interrupt control register's IR bit does not change state due to a DMA transfer.

A data transfer is initiated each time a DMA request is generated when the DMiCON register's DMAE bit = "1" (DMA enabled). However, if the cycle in which a DMA request is generated is faster than the DMA transfer cycle, the number of transfer requests generated and the number of times data is transferred may not match. For details, refer to "DMA Requests".

Rev.1.20 Dec 13, 2005 page 77 of 323 REJ03B0095-0100Z

Table 2.9.1	DMAC	Specifications
-------------	------	-----------------------

Item		Specification			
No. of channels	6	2 (cycle steal method)			
Transfer memo	ory space	 From any address in the 1M bytes space to a fixed address 			
		 From a fixed address to any address in the 1M bytes space 			
		 From a fixed address to a fixed address 			
Maximum No. of	bytes transferred	128K bytes (with 16-bit transfers) or 64K bytes (with 8-bit transfers)			
DMA request fa	actors	Falling edge of INT0 or INT1			
(Note 1, Note 2	2)	Both edge of INT0 or INT1			
		Timer A0 to timer A4 interrupt requests			
		Timer B0 to timer B5 interrupt requests			
		UART0 transfer, UART0 reception interrupt requests			
		UART1 transfer, UART1 reception interrupt requests			
		UART2 transfer, UART2 reception interrupt requests			
		SI/O3, SI/O4 interrpt requests			
		A-D conversion interrupt requests			
		Software triggers			
Channel priority	y	DMA0 > DMA1 (DMA0 takes precedence)			
Transfer unit		8 bits or 16 bits			
Transfer addre	ss direction	forward or fixed (The source and destination addresses cannot both be			
		in the forward direction.)			
Transfer mode	•Single transfer	Transfer is completed when the DMAi transfer counter ($i = 0-1$)			
		underflows after reaching the terminal count.			
	 Repeat transfer 	When the DMAi transfer counter underflows, it is reloaded with the value			
		of the DMAi transfer counter reload register and a DMA transfer is con			
		tinued with it.			
DMA interrupt requ	iest generation timing	When the DMAi transfer counter underflowed			
DMA startup		Data transfer is initiated each time a DMA request is generated when the			
		DMAiCON register's DMAE bit = "1" (enabled).			
DMA shutdown	 Single transfer 	 When the DMAE bit is set to "0" (disabled) 			
		 After the DMAi transfer counter underflows 			
	•Repeat transfer	When the DMAE bit is set to "0" (disabled)			
Reload timing for forward ad		When a data transfer is started after setting the DMAE bit to "1" (en			
dress pointer and transfor		abled), the forward address pointer is reloaded with the value of the			
		SARi or the DARi pointer whichever is specified to be in the forward			
counter		direction and the DMAi transfer counter is reloaded with the value of the			
		DMAi transfer counter reload register.			

Notes:

1. DMA transfer is not effective to any interrupt. DMA transfer is affected neither by the I flag nor by the interrupt control register.

2. The selectable causes of DMA requests differ with each channel.

3. Make sure that no DMAC-related registers (addresses 002016 to 003F16) are accessed by the DMAC.



Figure 2.9.2. DM0SL Register





Rev.1.20 Dec 13, 2005 page 80 of 323 REJ03B0095-0100Z





Rev.1.20 Dec 13, 2005 page 81 of 323 REJ03B0095-0100Z

2.9.1 Transfer Cycles

The transfer cycle consists of a memory or SFR read (source read) bus cycle and a write (destination write) bus cycle. The number of read and write bus cycles is affected by the source and destination addresses of transfer. During memory extension and microprocessor modes, it is also affected by the BYTE pin level. Furthermore, the bus cycle itself is extended by a software wait or RDY signal.

(a) Effect of Source and Destination Addresses

If the transfer unit and data bus both are 16 bits and the source address of transfer begins with an odd address, the source read cycle consists of one more bus cycle than when the source address of transfer begins with an even address.

Similarly, if the transfer unit and data bus both are 16 bits and the destination address of transfer begins with an odd address, the destination write cycle consists of one more bus cycle than when the destination address of transfer begins with an even address.

(b) Effect of BYTE Pin Level

During memory extension and microprocessor modes, if 16 bits of data are to be transferred on an 8bit data bus (input on the BYTE pin = high), the operation is accomplished by transferring 8 bits of data twice. Therefore, this operation requires two bus cycles to read data and two bus cycles to write data. Furthermore, if the DMAC is to access the internal area (internal ROM, internal RAM, or SFR), unlike in the case of the CPU, the DMAC does it through the data bus width selected by the BYTE pin.

(c) Effect of Software Wait

For memory or SFR accesses in which one or more software wait states are inserted, the number of bus cycles required for that access increases by an amount equal to software wait states.

(d) Effect of RDY Signal

During memory extension and microprocessor modes, DMA transfers to and from an external area are affected by the RDY signal. Refer to "RDY signal".

Figure 2.9.5 shows the example of the cycles for a source read. For convenience, the destination write cycle is shown as one cycle and the source read cycles for the different conditions are shown. In reality, the destination write cycle is subject to the same conditions as the source read cycle, with the transfer cycle changing accordingly. When calculating transfer cycles, take into consideration each condition for the source read and the destination write cycle, respectively. For example, when data is transferred in 16 bit units using an 8-bit bus ((2) in Figure 2.9.5), two source read bus cycles and two destination write bus cycles are required.



Address	CPU use Source Destination Dummy CPU use
RD signal	
WR signal	
Data ous	CPU use Source Destination CPU use CPU use
) When the	e transfer unit is 16 bits and the source address of transfer is an odd address, or when the unit is 16 bits and an 8-bit bus is used
BCLK	
Address	CPU use Source + 1 Destination CPU use CPU use
RD signal	
 WR signal	
Data	CPU use Source + 1 Destination CPU use
Address	CPU use Source Destination CPU use
Address bus RD signal	CPU use Source Destination CPU use
Address - bus - RD signal - WR signal -	CPU use Source Destination CPU use
Address	CPU use Source Destination CPU use CPU use CPU use CPU use
Address	CPU use Source Destination CPU use CPU use Operation CPU use Source Destination CPU use Source Destination CPU use Source Destination CPU use
Address	CPU use Source Destination Dummy cycle CPU use CPU use Source Destination Dummy cycle CPU use CPU use Source Destination Dummy cycle CPU use source read cycle under condition (2) has one wait state inserted
Address	CPU use Source Destination Dummy cycle CPU use CPU use Source Destination Dummy cycle CPU use CPU use Source Destination Dummy cycle CPU use e source read cycle under condition (2) has one wait state inserted CPU use Source Source + 1 Destination Dummy cycle CPU use Source Source + 1 Destination Dummy cycle CPU use
Address	CPU use Source Destination CPU use CPU use Source Destination Dummy cycle CPU use Source Destination Dummy cycle ces source read cycle under condition (2) has one wait state inserted CPU use CPU use CPU use Source Source + 1 Destination Dummy cycle CPU use Source Source + 1 Destination Dummy cycle CPU use
Address	CPU use Source Destination Dummy cycle CPU use CPU use Source Destination Dummy cycle CPU use CPU use Source Destination CPU use e source read cycle under condition (2) has one wait state inserted CPU use Source Source + 1 Destination Dummy cycle CPU use

Rev.1.20 Dec 13, 2005 page 83 of 323 REJ03B0095-0100Z

2.9.2 Number of DMA Transfer Cycles

Any combination of even or odd transfer read and write addresses is possible. Table 2.9.2 shows the number of DMA transfer cycles. Table 2.9.3 shows the Coefficient j, k. The number of DMAC transfer cycles can be calculated as follows:

No. of transfer cycles per transfer unit = No. of read cycles x j + No. of write cycles x k

			Single-ch	nip mode	Memory expa	ansion mode	
Transfer unit Bus width		Access address			Microprocessor mode		
			No. of read	No. of write	No. of read	No. of write	
			cycles	cycles	cycles	cycles	
	16-bit	Even	1	1	1	1	
8-bit transfers	(BYTE= "L")	Odd	1	1	1	1	
(DMBIT= "1")	8-bit	Even	_		1	1	
	(BYTE = "H")	Odd	—		1	1	
	16-bit	Even	1	1	1	1	
16-bit transfers	(BYTE = "L")	Odd	2	2	2	2	
(DMBIT= "0")	8-bit	Even	_	_	2	2	
	(BYTE = "H")	Odd	_	_	2	2	

 Table 2.9.2.
 Number of DMA Transfer Cycles

Table 2.9.3. Coefficient j, k

	Internal area			External area						
	Internal R	OM, RAM	SFR	Separate bus			N	/lultiplex bu	IS	
	No wait	With wait		No wait	No wait With wait ¹				With wait ¹	
					1 wait	2 waits	3 waits	1wait	2 waits	3 waits
j	1	2	2	1	2	3	4	3	3	4
k	1	2	2	2	2	3	4	3	3	4

Notes:

1. Depends on the set value of CSE register.



2.9.3 DMA Enable

When a data transfer starts after setting the DMAE bit in DMiCON register (i = 0, 1) to "1" (enabled), the DMAC operates as follows:

- (1) Reload the forward address pointer with the SARi register value when the DSD bit in DMiCON register is "1" (forward) or the DARi register value when the DAD bit of DMiCON register is "1" (forward).
- (2) Reload the DMAi transfer counter with the DMAi transfer counter reload register value.

If the DMAE bit is set to "1" again while it remains set, the DMAC performs the above operation. However, if a DMA request may occur simultaneously when the DMAE bit is being written, follow the steps below. Step 1: Write "1" to the DMAE bit and DMAS bit in DMiCON register simultaneously.

Step 2: Make sure that the DMAi is in an initial state as described above (1) and (2) in a program. If the DMAi is not in an initial state, the above steps should be repeated.

2.9.4 DMA Request

The DMAC can generate a DMA request as triggered by the cause of request that is selected with the DMS and DSEL3 to DSEL0 bits of DMiSL register (i = 0, 1) on either channel. Table 2.9.4 shows the timing at which the DMAS bit changes state.

Whenever a DMA request is generated, the DMAS bit is set to "1" (DMA requested) regardless of whether or not the DMAE bit is set. If the DMAE bit was set to "1" (enabled) when this occurred, the DMAS bit is set to "0" (DMA not requested) immediately before a data transfer starts. This bit cannot be set to "1" in a program (it can only be set to "0").

The DMAS bit may be set to "1" when the DMS or the DSEL3 to DSEL0 bits change state. Therefore, always be sure to set the DMAS bit to "0" after changing the DMS or the DSEL3 to DSEL0 bits.

Because if the DMAE bit is "1", a data transfer starts immediately after a DMA request is generated, the DMAS bit in almost all cases is "0" when read in a program. Read the DMAE bit to determine whether the DMAC is enabled.

DMA factor	DMAS bit of the DMiCON register				
	Timing at which the bit is set to "1"	Timing at which the bit is set to "0"			
Software trigger	When the DSR bit of DMiSL register is set to "1"	 Immediately before a data transfer starts When set by writing "0" in a program 			
Peripheral function	When the interrupt control register for the peripheral function that is selected by the DSEL3 to DSEL0 and DMS bits of DMiSL register has its IR bit set to "1"				

Table 2.9.4. Timing at Which the DMAS Bit Changes State



2.9.5 Channel Priority and DMA Transfer Timing

If both DMA0 and DMA1 are enabled and DMA transfer request signals from DMA0 and DMA1 are detected active in the same sampling period (one period from a falling edge to the next falling edge of BCLK), the DMAS bit on each channel is set to "1" (DMA requested) at the same time. In this case, the DMA requests are arbitrated according to the channel priority, DMA0 > DMA1. The following describes DMAC operation when DMA0 and DMA1 requests are detected active in the same sampling period. Figure 2.9.6 shows an example of DMA transfer effected by external factors.

DMA0 request having priority is received first to start a transfer when a DMA0 request and DMA1 request are generated simultaneously. After one DMA0 transfer is completed, a bus arbitration is returned to the CPU. When the CPU has completed one bus access, a DMA1 transfer starts. After one DMA1 transfer is completed, the bus arbitration is again returned to the CPU.

In addition, DMA requests cannot be counted up since each channel has one DMAS bit. Therefore, when DMA requests, as DMA1 in Figure 2.9.6, occurs more than one time, the DMAS bit is set to "0" as soon as getting the bus arbitration. The bus arbitration is returned to the CPU when one transfer is completed. Refer to "(7) Hold Signal in 2.4.2 Bus Control" for details about bus arbitration between the CPU and DMA.



Figure 2.9.6. DMA Transfer by External Factors

2.10 Timers

Eleven 16-bit timers, each capable of operating independently of the others, can be classified by function as either timer A (five) and timer B (six). The count source for each timer acts as a clock, to control such timer operations as counting, reloading, etc. Figures 2.10.1 and 2.10.2 show block diagrams of timer A and timer B configuration, respectively.



Figure 2.10.1. Timer A Configuration

Rev.1.20 Dec 13, 2005 page 87 of 323 REJ03B0095-0100Z



Figure 2.10.2. Timer B Configuration

2.10.1 Timer A

Figure 2.10.3 shows a block diagram of the timer A. Figures 2.10.4 to 2.10.6 show registers related to the timer A.

The timer A supports the following four modes. Except in event counter mode, timers A0 to A4 all have the same function. Use the TMOD1 to TMOD0 bits of TAiMR register (i = 0 to 4) to select the desired mode.

- Timer mode: The timer counts an internal count source.
- Event counter mode: The timer counts pulses from an external device or overflows and underflows of other timers.
- One-shot timer mode: The timer outputs a pulse only once before it reaches the minimum count "000016."
- Pulse width modulation (PWM) mode: The timer outputs pulses in a given width successively.



Figure 2.10.3. Timer A Block Diagram



Rev.1.20 Dec 13, 2005 page 89 of 323 REJ03B0095-0100Z





Rev.1.20 Dec 13, 2005 page 90 of 323 REJ03B0095-0100Z



Figure 2.10.6. ONSF Register, TRGSR Register, and CPSRF Register

Rev.1.20 Dec 13, 2005 page 91 of 323 REJ03B0095-0100Z

(1) Timer Mode

In timer mode, the timer counts a count source generated internally (see Table 2.10.1). Figure 2.10.7 shows TAiMR register in timer mode.

Table 2.10.1. Specifications in Timer Mode

Item	Specification					
Count source	f1, f2, f8, f32, fC32					
Count operation	Down-count					
	• When the timer underflows, it reloads the reload register contents and continues counting					
Divide ratio	1/(n+1) n: set value of TAi register (i= 0 to 4) 000016 to FFFF16					
Count start condition	Set TAiS bit of TABSR register to "1" (= start counting)					
Count stop condition	Set TAiS bit to "0" (= stop counting)					
Interrupt request generation timing	Timer underflow					
TAilN pin function	I/O port or gate input					
TAiout pin function	I/O port or pulse output					
Read from timer	Count value can be read by reading TAi register					
Write to timer	• When not counting and until the 1st count source is input after counting start					
	Value written to TAi register is written to both reload register and counter					
	 When counting (after 1st count source input) 					
	Value written to TAi register is written to only reload register					
	(Transferred to counter when reloaded next)					
Select function	Gate function					
	Counting can be started and stopped by an input signal to TAiIN pin					
	Pulse output function					
	Whenever the timer underflows, the output polarity of TAiOUT pin is inverted.					
	When not counting, the pin outputs a low.					



(2) Event Counter Mode

In event counter mode, the timer counts pulses from an external device or overflows and underflows of other timers. Timers A2, A3 and A4 can count two-phase external signals. Table 2.10.2 lists specifications in event counter mode (when not processing two-phase pulse signal). Table 2.10.3 lists specifications in event counter mode (when processing two-phase pulse signal with the timers A2, A3 and A4). Figure 2.10.8 shows TAiMR register in event counter mode (when not processing two-phase pulse signal). Figure 2.10.9 shows TA2MR to TA4MR registers in event counter mode (when processing two-phase pulse signal). Figure signal with the timers A2, A3 and A4).

Item	Specification					
Count source	• External signals input to TAiIN pin (i=0 to 4) (effective edge can be selected					
	in program)					
	 Timer B2 overflows or underflows, 					
	timer Aj (j=i-1, except j=4 if i=0) overflows or underflows,					
	timer Ak (k=i+1, except k=0 if i=4) overflows or underflows					
Count operation	Up-count or down-count can be selected by external signal or program					
	• When the timer overflows or underflows, it reloads the reload register con-					
	tents and continues counting. When operating in free-running mode, the					
	timer continues counting without reloading.					
Divided ratio	1/ (FFFF16 - n + 1) for up-count					
	1/ (n + 1) for down-count n : set value of TAi register 000016 to FFFF16					
Count start condition	Set TAiS bit of TABSR register to "1" (= start counting)					
Count stop condition	Set TAiS bit to "0" (= stop counting)					
Interrupt request generation timing	Timer overflow or underflow					
TAilN pin function	I/O port or count source input					
TAIOUT pin function	I/O port, pulse output, or up/down-count select input					
Read from timer	Count value can be read by reading TAi register					
Write to timer	• When not counting and until the 1st count source is input after counting start					
	Value written to TAi register is written to both reload register and counter					
	When counting (after 1st count source input)					
	Value written to TAi register is written to only reload register					
	(Transferred to counter when reloaded next)					
Select function	Free-run count function					
	Even when the timer overflows or underflows, the reload register content is					
	not reloaded to it					
	Pulse output function					
	Whenever the timer overflows or underflows, the output polarity of TAiOUT					
	pin is inverted . When not counting, the pin outputs a low.					

Table 2.10.2. Specifications in Event Counter Mode (when not processing two-phase pulse signal)

Г

b6 b5 b4 b3 b2 b1 b0 0 0 0 0 1 0 1	TAC	Symbol Add DMR to TA4MR 039616 to	ress After reset 0 039A16 0016	
	Bit symbol	Bit name	Function	RW
	TMOD0	Operation mode select bit	b1 b0	RW
	TMOD1		0 1 : Event counter mode (Note 1)	RW
	MR0	Pulse output function select bit	 0 : Pulse is not output (TAio∪T pin functions as I/O port) 1 : Pulse is output (Note 2) (TAio∪T pin functions as pulse output pin) 	RW
	MR1	Count polarity select bit (Note 3)	0 : Counts external signal's falling edge 1 : Counts external signal's rising edge	RW
	MR2	Up/down switching cause select bit	0 : UDF register 1 : Input signal to TAiout pin (Note 4)	RW
	MR3	Must be set to "0" in event	counter mode	RW
	TCK0	Count operation type select bit	0 : Reload type 1 : Free-run type	RW
	TCK1	Can be "0" or "1" when not processing	using two-phase pulse signal	RW
lote 1: During event cou registers.	inter mode, t	he count source can be se	elected using the ONSF and TRGSR	

Figure 2.10.8. TAiMR Register in Event Counter Mode (when not using two-phase pulse signal processing)



ltem	Specification		
Count source	• Two-phase pulse signals input to TAiIN or TAiOUT pins (i = 2 to 4)		
Count operation	Up-count or down-count can be selected by two-phase pulse signal		
	• When the timer overflows or underflows, it reloads the reload register con-		
	tents and continues counting. When operating in free-running mode, the		
	timer continues counting without reloading.		
Divide ratio	1/ (FFFF16 - n + 1) for up-count		
	1/ (n + 1) for down-count n : set value of TAi register 000016 to FFF16		
Count start condition	Set TAiS bit of TABSR register to "1" (= start counting)		
Count stop condition	Set TAiS bit to "0" (= stop counting)		
Interrupt request generation timing	Timer overflow or underflow		
TAilN pin function	Two-phase pulse input		
TAiout pin function	Two-phase pulse input		
Read from timer	Count value can be read by reading timer A2, A3 or A4 register		
Write to timer	• When not counting and until the 1st count source is input after counting start		
	Value written to TAi register is written to both reload register and counter		
	When counting (after 1st count source input)		
	Value written to TAi register is written to reload register		
.	(Transferred to counter when reloaded next)		
Select function (Note)	Normal processing operation (timer A2 and timer A3)		
	The timer counts up rising edges or counts down falling edges on TAJIN pin		
	(i=2,3) Up- Up- Up- Down- Down-		
	count count count count count		
	 Multiply-by-4 processing operation (timer A3 and timer A4) 		
	If the phase relationship is such that TAkIN(k=3, 4) pin goes "H" when the		
	input signal on TAkOUT pin is "H", the timer counts up rising and falling		
	edges on TAkOUT and TAkIN pins. If the phase relationship is such that		
	TAkIN pin goes "L" when the input signal on TAkOUT pin is "H", the timer		
	counts down rising and falling edges on TAkOUT and TAkIN pins.		
	Count up all edges Count down all edges		
	(k=3,4)		
	Count up all edges Count down all edges		
Notoo			

Table 2.10.3. Specifications in Event Counter Mode (when processing two-phase pulse signal with timers A2, A3 and A4)

1. Only timer A3 is selectable. Timer A2 is fixed to normal processing operation, and timer A4 is fixed to multiply-by-4 processing operation.

Rev.1.20 Dec 13, 2005 page 95 of 323 REJ03B0095-0100Z



Figure 2.10.9. TA2MR to TA4MR Registers in Event Counter Mode (when using two-phase pulse signal processing with timer A2, A3 or A4)



(3) One-shot Timer Mode

In one-shot timer mode, the timer is activated only once by one trigger. (See Table 2.10.4.) When the trigger occurs, the timer starts up and continues operating for a given period. Figure 2.10.10 shows the TAiMR register in one-shot timer mode.

Table 2.10.4.	Specifications	in One-shot	Timer Mode

Item	Specification
Count source	f1, f2, f8, f32, fC32
Count operation	Down-count
	• When the counter reaches 000016, it stops counting after reloading a new value
	• If a trigger occurs when counting, the timer reloads a new count and restarts counting
Divide ratio	1/n n : set value of TAi register 000016 to FFFF16
	However, the counter does not work if the divide-by-n value is set to 000016.
Count start condition	TAiS bit of TABSR register = "1" (start counting) and one of the following
	triggers occurs.
	• External trigger input from the TAilN pin
	Timer B2 overflow or underflow,
	timer Aj (j=i-1, except j=4 if i=0) overflow or underflow,
	timer Ak (k=i+1, except k=0 if i=4) overflow or underflow
	 The TAiOS bit of ONSF register is set to "1" (= timer starts)
Count stop condition	When the counter is reloaded after reaching "000016"
	• TAiS bit is set to "0" (= stop counting)
Interrupt request generation timing	When the counter reaches "000016"
TAiIN pin function	I/O port or trigger input
TAio∪⊤ pin function	I/O port or pulse output
Read from timer	An indeterminate value is read by reading TAi register
Write to timer	• When not counting and until the 1st count source is input after counting start
	Value written to TAi register is written to both reload register and counter
	 When counting (after 1st count source input)
	Value written to TAi register is written to only reload register
	(Transferred to counter when reloaded next)
Select function	Pulse output function
	The timer outputs a low when not counting and a high when counting.





Figure 2.10.10. TAiMR Register in One-shot Timer Mode



(4) Pulse Width Modulation (PWM) Mode

In PWM mode, the timer outputs pulses of a given width in succession (see Table 2.10.5). The counter functions as either 16-bit pulse width modulator or 8-bit pulse width modulator. Figure 2.10.11 shows TAiMR register in pulse width modulation mode. Figures 2.10.12 and 2.10.13 show examples of how a 16-bit pulse width modulator operates and how an 8-bit pulse width modulator operates.

Item	Specification	
Count source	f1, f2, f8, f32, fC32	
Count operation	 Down-count (operating as an 8-bit or a 16-bit pulse width modulator) 	
	• The timer reloads a new value at a rising edge of PWM pulse and continues counting	
	 The timer is not affected by a trigger that occurs during counting 	
16-bit PWM	• High level width n / fj n : set value of TAi register (i=o to 4)	
	• Cycle time (2 ¹⁶ -1) / fj fixed fj: count source frequency (f1, f2, f8, f32, fC32)	
8-bit PWM	• High level width n x (m+1) / fj n : set value of TAi register high-order address	
	• Cycle time (2 ⁸ -1) x (m+1) / fj m : set value of TAi register low-order address	
Count start condition	 TAiS bit of TABSR register is set to "1" (= start counting) 	
	 The TAiS bit = 1 and external trigger input from the TAiIN pin 	
	 The TAiS bit = 1 and one of the following external triggers occurs 	
	Timer B2 overflow or underflow,	
	timer Aj (j=i-1, except j=4 if i=0) overflow or underflow,	
	timer Ak (k=i+1, except k=0 if i=4) overflow or underflow	
Count stop condition	TAiS bit is set to "0" (= stop counting)	
Interrupt request generation timing	PWM pulse goes "L"	
TAilN pin function	I/O port or trigger input	
TAio∪⊤ pin function	Pulse output	
Read from timer	An indeterminate value is read by reading TAi register	
Write to timer	• When not counting and until the 1st count source is input after counting start	
	Value written to TAi register is written to both reload register and counter	
	 When counting (after 1st count source input) 	
	Value written to TAi register is written to only reload register	
	(Transferred to counter when reloaded next)	

Table 2.10.5. Specifications in PWM Mode



7 b6 b5 b4 b3 b2 b1 b0 1 1 1 1	S <u>:</u> TAON	ymbol Add IR to TA4MR 039616 to	ress After reset 0 039A16 0016	
	Bit symbol	Bit name	Function	RW
	TMOD0	Operation mode	b1 b0	RW
	TMOD1	select bit	1 1 : PVVM mode (Note 1)	RW
	MR0	Must be set to "1" in PW	/I mode	RW
	MR1	External trigger select bit (Note 2)	0: Falling edge of input signal to TAiN pin(Note 3) 1: Rising edge of input signal to TAiN pin(Note 3)	RW
	MR2	Trigger select bit	0 : Write "1" to TAiS bit in the TABSR register 1 : Selected by TAiTGH to TAiTGL bits	RW
	MR3	16/8-bit PWM mode select bit	0: Functions as a 16-bit pulse width modulator 1: Functions as an 8-bit pulse width modulator	RW
	TCK0	Count source select bit	^{b7 b6} 0 0 : f1 or f2 0 1 : f8	RW
	TCK1		1 0 : f32 1 1 : fC32	RW

Figure 2.10.11. TAIMR Register in PWM Mode





Figure 2.10.12. Example of 16-bit Pulse Width Modulator Operation



Figure 2.10.13. Example of 8-bit Pulse Width Modulator Operation

Rev.1.20 Dec 13, 2005 page 101 of 323 REJ03B0095-0100Z

2.10.2 Timer B

Figure 2.10.14 shows a block diagram of the timer B. Figures 2.10.15 and 2.10.16 show registers related to the timer B.

Timer B supports the following three modes. Use the TMOD1 and TMOD0 bits of TBiMR register (i = 0 to 5) to select the desired mode.

- Timer mode: The timer counts an internal count source.
- Event counter mode: The timer counts pulses from an external device or overflows or underflows of other timers.
- Pulse period/pulse width measuring mode: The timer measures an external signal's pulse period or pulse width.









Figure 2.10.16. TB0 to TB5 Registers, TABSR Register, TBSR Register, CPSRF Register

Rev.1.20 Dec 13, 2005 page 103 of 323 REJ03B0095-0100Z

(1) Timer Mode

In timer mode, the timer counts a count source generated internally (see Table 2.10.6). Figure 2.10.17 shows TBiMR register in timer mode.

Item	Specification	
Count source	f1, f2, f8, f32, fC32	
Count operation	Down-count	
	• When the timer underflows, it reloads the reload register contents and	
	continues counting	
Divide ratio	1/(n+1) n: set value of TBi register (i= 0 to 5) 000016 to FFFF16	
Count start condition	Set TBiS bit ^(Note) to "1" (= start counting)	
Count stop condition	Set TBiS bit to "0" (= stop counting)	
Interrupt request generation timing	Timer underflow	
TBiin pin function	I/O port	
Read from timer	Count value can be read by reading TBi register	
Write to timer	• When not counting and until the 1st count source is input after counting start	
	Value written to TBi register is written to both reload register and counter	
	 When counting (after 1st count source input) 	
	Value written to TBi register is written to only reload register	
	(Transferred to counter when reloaded next)	

Table 2.10.6. Specifications in	۱ Timer	Mode
---------------------------------	---------	------

Note : The TB0S to TB2S bits are assigned to the TABSR register bit 5 to bit 7, and the TB3S to TB5S bits are assigned to the TBSR register bit 5 to bit 7.



Figure 2.10.17. TBiMR Register in Timer Mode

Rev.1.20 Dec 13, 2005 page 104 of 323 REJ03B0095-0100Z

(2) Event Counter Mode

In event counter mode, the timer counts pulses from an external device or overflows and underflows of other timers (see Table 2.10.7). Figure 2.10.20 shows TBiMR register in event counter mode.

Table 2.10.7. Specifications in Event Counter Mode

Item	Specification
Count source	• External signals input to TBIIN pin (i=0 to 5) (effective edge can be selected
	Timor Di sus flava en un de flava (i i d. sus en ti 0 iti 0 i 5 iti 0)
	• Timer Bj overnow of undernow (j=i-1, except j=2 if i=0, j=5 if i=3)
Count operation	• Down-count
	• When the timer underflows, it reloads the reload register contents and
	continues counting
Divide ratio	1/(n+1) n: set value of TBi register 000016 to FFFF16
Count start condition	Set TBiS bit ¹ to "1" (= start counting)
Count stop condition	Set TBiS bit to "0" (= stop counting)
Interrupt request generation timing	Timer underflow
TBilN pin function	Count source input
Read from timer	Count value can be read by reading TBi register
Write to timer	• When not counting and until the 1st count source is input after counting start
	Value written to TBi register is written to both reload register and counter
	When counting (after 1st count source input)
	Value written to TBi register is written to only reload register
	(Transferred to counter when reloaded next)

Notes:

1. The TB0S to TB2S bits are assigned to the TABSR register bit 5 to bit 7, and the TB3S to TB5S bits are assigned to the TBSR register bit 5 to bit 7.



RENESAS

Rev.1.20 Dec 13, 2005 page 105 of 323 REJ03B0095-0100Z

(3) Pulse Period and Pulse Width Measurement Mode

In pulse period and pulse width measurement mode, the timer measures pulse period or pulse width of an external signal (see Table 2.10.8). Figure 2.10.21 shows TBiMR register in pulse period and pulse width measurement mode. Figure 2.10.22 shows the operation timing when measuring a pulse period. Figure 2.10.23 shows the operation timing when measuring a pulse width.

Item	Specification
Count source	f1, f2, f8, f32, fC32
Count operation	• Up-count
	• Counter value is transferred to reload register at an effective edge of mea-
	surement pulse. The counter value is set to "000016" to continue counting.
Count start condition	Set TBiS (i=0 to 5) bit ³ to "1" (= start counting)
Count stop condition	Set TBiS bit to "0" (= stop counting)
Interrupt request generation timing	 When an effective edge of measurement pulse is input¹
	• Timer overflow. When an overflow occurs, MR3 bit of TBiMR register is set
	to "1" (overflowed) simultaneously. MR3 bit is cleared to "0" (no overflow) by
	writing to TBiMR register at the next count timing or later after MR3 bit was
	set to "1". At this time, make sure TBiS bit is set to "1" (start counting).
TBin pin function	Measurement pulse input
Read from timer	Contents of the reload register (measurement result) can be read by reading TBi register ²
Write to timer	Value written to TBi register is written to neither reload register nor counter
Neteo	

Table 2.10.8. Specifications in Pulse Period and Pulse Width Measurement Mode

Notes:

1. Interrupt request is not generated when the first effective edge is input after the timer started counting.

2. Value read from TBi register is indeterminate until the second valid edge is input after the timer starts counting.

The TB0S to TB2S bits are assigned to the TABSR register bit 5 to bit 7, and the TB3S to TB5S bits are assigned to the TBSR register bit 5 to bit 7.



REJ03B0095-0100Z







Rev.1.20 Dec 13, 2005 page 107 of 323 REJ03B0095-0100Z

2.11 Serial I/O

Serial I/O is configured with five channels: UART0 to UART2, SI/O3 and SI/O4.

2.11.1 UARTi (i=0 to 2)

UARTi each have an exclusive timer to generate a transfer clock, so they operate independently of each other.

Figure 2.11.1 shows the block diagram of UARTi. Figures 2.11.2 shows the block diagram of the UARTi transmit/receive.

UARTi has the following modes:

- Clock synchronous serial I/O mode
- Clock asynchronous serial I/O mode (UART mode).
- Special mode 1 (I²C mode)
- Special mode 2
- Special mode 3 (Bus collision detection function, IE mode) : UART0, UART1
- Special mode 4 (SIM mode) : UART2

Figures 2.11.3 to 2.11.8 show the UARTi-related registers. Refer to tables listing each mode for register setting.




Rev.1.20 Dec 13, 2005 page 109 of 323 REJ03B0095-0100Z



Figure 2.11.2. UARTi Transmit/Receive Unit

	b0	Ú0TB 03A316-03	A216 Indeterminate		
		U2TB 037B16-03	7A ₁₆ Indeterminate		
			Function		RW
	Transm	it data			WO
	Nothing In an at	is assigned. tempt to write to these bits, w	rrite "0". The value, if read, turns	s out to be indeterminate.	-
: Use MOV instruction to write to the	his register.				
	(, o, c)				
	(I=0 to 2)	Symbol Addres	ss After reset		
	b0	Ú0RB 03A716-03 U1RB 03AF16-03	BA616 Indeterminate BAE16 Indeterminate		
		U2RB 037F16-03	37E ₁₆ Indeterminate		
	Bit symbol	Bit name	Func	tion	RW
	(b7-b0)		Receive data (D7 to D0)		RO
	(b8)		Receive data (D ₈)		RO
	(b10-b9)	Nothing is assigned. In an attempt to write to the	se bits. write "0". The value. if n	ead, turns out to be "0".	
	ABT	Arbitration lost detecting	0 : Not detected		- RW
	OEP	flag (Note 2)	1 : Detected		
·		overtain erfor hag (Note 1)	1 : Overrun error found		RO
<u> </u>	FER	Framing error flag (Note 1)	0 : No framing error 1 : Framing error found		RO
	····· PER	Parity error flag (Note 1)	0 : No parity error		RO
	CLIM		1 : Parity error found		
		Error sum hag (Note T)	1 : Error found		RO
e 1: When the UiMR register's SM PER_EER and OER bits are s	D2 to SMD0 bits = " set to "0" (no error) $\frac{1}{2}$	000 2" (serial I/O disabled) or	the UiC1 register's RE bit = "0"	(reception disabled), all of and OER bits = "0" (no err	the SUM,
Also, the PER and FER bits and e 2: The ABT bit is set to "0" by write	re set to "0" by readi iting "0" in a program	ng the lower byte of the UiRB n. (Writing "1" has no effect.)	register.		01).
RTi bit rate generator (i=0	to 2)(Notes 1,	2) Symbol Addre	ss After reset		
		Ú0BRG 03A1 U1BRG 03A9	Indeterminate Indeterminate		
		U2BRG 0379	6 Indeterminate		
		Function	P. 4 4 - 4	Setting range	RW
٤	by n + 1	ng mat set value = n, UIBRG	aiviaes the count source	0016 to FF16	WO
1: Write to this register while seria	I I/O is neither trans	mitting nor receiving.			

Rev.1.20 Dec 13, 2005 page 111 of 323 REJ03B0095-0100Z

		UC	DMR to U2MR 03A016, 03	dress Atter reset A816, 037816 0016	
		Bit symbol	Bit name	Function	RW
		SMD0	Serial I/O mode select bit (Note 2)	0 0 0 : Serial I/O disabled 0 0 1 : Clock synchronous serial I/O mode	RW
		SMD1		0 1 0 : I ² C mode (Note 3) 1 0 0 : UART mode transfer data 7 bits long 1 0 1 : UART mode transfer data 8 bits long	RW
				Must not be set except above	RW
	·	- CKDIR	Internal/external clock select bit	0 : Internal clock 1 : External clock (Note 1)	RW
	'	- STPS	Stop bit length select bit	0 : One stop bit 1 : Two stop bits	RW
		PRY	Odd/even parity select bit	Effective when PRYE = 1 0 : Odd parity 1 : Even parity	RW
		- PRYE	Parity enable bit	0 : Parity disabled 1 : Parity enabled	RW
		- IOPOL	TxD, RxD I/O polarity reverse bit	0 : No reverse 1 : Reverse	RW
b7 b6 b5		o 0 0 0 0 0	rol register 0 (i=0 to Symbol Add C0 to U2C0 03A416, 03A	2) ress After reset .C16, 037C16 000010002	
b7 b6 b5		o U0	rol register 0 (i=0 to Symbol Add C0 to U2C0 03A416, 03A	2) ress After reset C16, 037C16 000010002	1
b7 b6 b5		Bit Symbol	rol register 0 (i=0 to Symbol Add C0 to U2C0 03A416, 03A Bit name BRG count source	2) ress After reset C16, 037C16 000010002 Function	RW
b7 b6 b5		Bit Symbol CLK0	rol register 0 (i=0 to Symbol Add C0 to U2C0 03A416, 03A Bit name BRG count source select bit	2) ress After reset C16, 037C16 000010002 Function ^{b1 b0} 0 0 : f1sio or f2sio is selected 0 1 : fasio is selected 1 0 : f32Sio is selected 1 1 : Must not be set	RW RW RW
b7 b6 b5	transmit/reco	Bit Symbol CLK0 CLK1 CRS	rol register 0 (i=0 to Symbol Add C0 to U2C0 03A416, 03A Bit name BRG count source select bit (Note 4)	2) ress After reset C16, 037C16 000010002 Function	RW RW RW
	transmit/reco	Bit Symbol - CLK0 - CLK1 - CRS - TXEPT	rol register 0 (i=0 to Symbol Add C0 to U2C0 03A416, 03A Bit name BRG count source select bit CTS/RTS function select bit (Note 4) Transmit register empty flag	2) ress After reset C16, 037C16 000010002 Function Function Libit 0 0 : f1sio or f2sio is selected 0 1 : fasio is selected 1 0 : f32sio is selected 1 1 : Must not be set Effective when CRD = 0 0 : <u>CTS</u> function is selected 1 : RTS function is selected 0 : Data present in transmit register (during transmission) 1 : No data present in transmit register (transmission completed)	RW RW RW RW
	transmit/reco	Bit Symbol CLK0 CLK1 CRS TXEPT CRD	rol register 0 (i=0 to Symbol Add C0 to U2C0 03A416, 03A Bit name BRG count source select bit CTS/RTS function select bit (Note 4) Transmit register empty flag CTS/RTS disable bit	2) ress After reset C16, 037C16 000010002 Function Function I to 0 0: f1sio or f2sio is selected 0 1: fasio is selected 1 0: fa2sio is selected 1 1: Must not be set Effective when CRD = 0 0: CTS function is selected 0: Data present in transmit register (during transmission) 1: No data present in transmit register (transmission completed) 0: CTS/RTS function enabled 1: CTS/RTS function disabled (P60, P64 and P73 can be used as I/O ports)	RW RW RW RW RW
b7 b6 b5	transmit/reco	Bit Symbol CLK0 CLK1 CRS CRD	rol register 0 (i=0 to Symbol Add C0 to U2C0 03A416, 03A Bit name BRG count source select bit CTS/RTS function select bit (Note 4) Transmit register empty flag CTS/RTS disable bit Data output select bit (Note 2)	2) ress After reset C16, 037C16 000010002 Function Function U Function	RW RW RW RW RW RW RW
b7 b6 b5		Bit symbol - CLK0 - CLK1 - CRS - TXEPT - CRD	rol register 0 (i=0 to Symbol Add C0 to U2C0 03A416, 03A Bit name BRG count source select bit CTS/RTS function select bit (Note 4) Transmit register empty flag CTS/RTS disable bit Data output select bit (Note 2) CLK polarity select bit	2) ress After reset C16, 037C16 000010002 Function Function I to 0 O frisio or f2sio is selected O frisio is selected O frisio is selected O frisio is selected O frigories selected D frigories selected O frigories selected D frigories selected D frigories selected O frigories selected D frigories selected O frigories selected frigories selected O frigories selected s	RW RW RW RW RW RW RW
b7 b6 b5	transmit/reco	Bit Symbol CLK0 CLK1 CRS TXEPT CRD CRD	rol register 0 (i=0 to Symbol Add C0 to U2C0 03A416, 03A Bit name BRG count source select bit CTS/RTS function select bit (Note 4) Transmit register empty flag CTS/RTS disable bit Data output select bit (Note 2) CLK polarity select bit (Note 3)	2) ress After reset C16, 037C16 000010002 Function Fun	RW RW RW RW RW RW RW

Figure 2.11.4. U0MR to U2MR Register and U0C0 to U2C0 Register

RENESAS

L



Figure 2.11.5. U0C1 to U2C1 Registers

Rev.1.20 Dec 13, 2005 page 113 of 323 REJ03B0095-0100Z



Figure 2.11.6. UCON Register and U0SMR to U2SMR Registers

Rev.1.20 Dec 13, 2005 page 114 of 323 REJ03B0095-0100Z

ſ

Bit symbol Bit name Function IICM2 I ² C mode select bit 2 Refer to Table 2.11.12 CSC Clock-synchronous bit 0 : Disabled 1 : Enabled SWC SCL wait output bit 0 : Disabled ALS SDA output stop bit 0 : Disabled 1 STAC UARTi initialization bit 0 : Disabled 1 SWC2 SCL wait output bit 2 0: Transfer clock 1 SDHI SDA output disable bit 0: Enabled 1 Disabled 1: Disabled (ligh impedance) 1 1 Disabled 1: Disabled 1 1 000X0X0X2 Ti special mode register 3 (i=0 to 2) Symbol Address After reset Mothing is assigned. When write, set "0". When read, its content is indeterminate. 1 (b0) When write, set "0". When read, its content is indeterminate. 1 EXPH Clock phase set bit
IICM2 I ² C mode select bit 2 Refer to Table 2.11.12 CSC Clock-synchronous bit 0 : Disabled SWC SCL wait output bit 0 : Disabled ALS SDA output stop bit 0 : Disabled ALS SDA output stop bit 0 : Disabled SWC2 SCL wait output bit 2 0 : Disabled SWC2 SCL wait output bit 2 0 : Disabled SWC2 SCL wait output bit 2 0 : Transfer clock SWC3 SDA output disable bit 0 : Enabled SDHI SDA output disable bit 0 : Enabled SDHI SDA output disable bit 0 : Enabled Mothing is assigned. When write, set "0". When read, its content is indeterminate. (b7) Nothing is assigned. Mothing is assigned. When write, set "0". When read, its content is indeterminate. Image: Stress of the set indeterminate. Bit symbol Bit name Function Bit name Function Image: Stress of the set indeterminate. CKPH Clock phase set bit 0 : Without clock delay Nothing is assigned. 1 : With clock delay 1 : With clock delay
CSC Clock-synchronous bit 0 : Disabled SWC SCL wait output bit 0 : Disabled ALS SDA output stop bit 0 : Disabled ALS SDA output stop bit 0 : Disabled STAC UARTi initialization bit 0 : Disabled SWC2 SCL wait output bit 2 0 : Transfer clock SWC2 SCL wait output bit 2 0 : Transfer clock SDHI SDA output disable bit 0 : Enabled SDHI SDA output disable bit 0 : Enabled Mothing is assigned. When write, set "0". When read, its content is indeterminate. 000X0X0X2 Symbol Symbol Address After reset UOSMR3 to U2SMR3 036D16, 037116, 037516 0000X0X0X2 Bit symbol Bit name Function T Nothing is assigned. When write, set "0". When read, its content is indeterminate. CKPH Clock phase set bit 0 : Without clock delay 1 : With clock delay T Nothing is assigned. 0 : Without clock delay 1 : With clock delay
SWC SCL wait output bit 0 : Disabled ALS SDA output stop bit 0 : Disabled ALS SDA output stop bit 0 : Disabled STAC UARTi initialization bit 0 : Disabled SWC2 SCL wait output bit 2 0: Transfer clock SDHI SDA output disable bit 0 : Enabled SDHI SDA output disable bit 0: Enabled Mothing is assigned. When write, set "0". When read, its content is indeterminate. indeterminate. Ial mode register 3 (i=0 to 2) Symbol Address After reset Mothing is assigned. When write, 037516 000X0X0X2 Bit Bit name Function When write, set "0". When read, its content is indeterminate. When write, set "0". When read, its content is indeterminate. (b0) Nothing is assigned. 0 : Without clock delay 1 : With clock delay Mothing is assigned. 0 : Without clock delay 1 : With clock delay 1 : With clock delay
ALS SDA output stop bit 0 : Disabled 1 : Enabled STAC UARTi initialization bit 0 : Disabled 1 : Enabled SWC2 SCL wait output bit 2 0: Transfer clock 1 : "L" output SDHI SDA output disable bit 0: Enabled 1 : Disabled (high impedance) SDHI SDA output disable bit 0: Enabled 1 : Disabled (high impedance)
STAC UARTi initialization bit 0 : Disabled SWC2 SCL wait output bit 2 0: Transfer clock SDHI SDA output disable bit 0: Enabled SDHI SDA output disable bit 0: Enabled (b7) Nothing is assigned. When write, set "0". When read, its content is indeterminate. Imode register 3 (i=0 to 2) Symbol Address Address After reset U0SMR3 to U2SMR3 036D16, 037116, 037516 Bit Bit name Function (b0) Nothing is assigned. When write, set "0". When read, its content is indeterminate. CKPH Clock phase set bit 0 : Without clock delay 1 When set of ". When read, its content is indeterminate.
SWC2 SCL wait output bit 2 0: Transfer clock 1: "L" output SDHI SDA output disable bit 0: Enabled 1: Disabled (high impedance)
SDHI SDA output disable bit 0: Enabled 1: Disabled (high impedance)
Bit symbol Bit name Function Bit symbol Mothing is assigned. When write, set "0". When read, its content is 03 b2 b1 b0 Symbol Address After reset 000X0X0X2 Bit Bit name CKPH Clock phase set bit 0 : Without clock delay CKPH Clock phase set bit 0 : Without clock delay Nothing is assigned. 0 : Without clock delay Nothing is assigned. 0 : Without clock delay Nothing is assigned. 0 : Without clock delay
ecial mode register 3 (i=0 to 2) b3 b2 b1 b0 Symbol Address After reset UOSMR3 to U2SMR3 036D16, 037116, 037516 000X0X0X2 Bit Bit name Function (b0) Nothing is assigned. When write, set "0". When read, its content is indeterminate. CKPH Clock phase set bit 0 : Without clock delay 1 With clock delay 1 : With clock delay
(b0) When write, set "0". When read, its content is indeterminate. CKPH Clock phase set bit 0 : Without clock delay 1 : With clock delay Nothing is assigned
CKPH Clock phase set bit 0 : Without clock delay
Nothing is assigned
(b2) When write, set "0". When read, its content is indeterminate.
NODC Clock output select bit 0 : CLKi is CMOS output 1 : CLKi is N-channel open drain output
(b4) Nothing is assigned. When write, set "0". When read, its content is indeterminate.
DL0 SDAi digital delay setup bit 0 0 0 : Without delay
DL1 (Note 1, Note 2) 0 0 1 : 1 to 2 cycle(s) of UIBRG count source 0 1 0 : 2 to 3 cycles of UIBRG count source 0 1 1 : 3 to 4 cycles of UIBRG count source
1 0 0 1 4 to 5 cycles of DIBRG count source

Figure 2.11.7. U0SMR2 to U2SMR2 Registers and U0SMR3 to U2SMR3 Registers

Rev.1.20 Dec 13, 2005 page 115 of 323 REJ03B0095-0100Z

ſ

b6 b5 b4 b3 b2 b1 b0	UOSN	Symbol /IR4 to U2SMR4 036C16,	Address After reset 037016, 037416 0016	
	Bit symbol	Bit name	Function	R۱
	STAREQ	Start condition generate bit (Note)	0 : Clear 1 : Start	R۱
	RSTAREQ	Restart condition generate bit (Note)	0 : Clear 1 : Start	R\
	STPREQ	Stop condition generate bit (Note)	0 : Clear 1 : Start	R\
	STSPSEL	SCL,SDA output select bit	0 : Start and stop conditions not output 1 : Start and stop conditions output	R۱
	ACKD	ACK data bit	0 : ACK 1 : NACK	R۱
АСКС		ACK data output enable bit	0 : Serial I/O data output 1 : ACK data output	R۱
	SCLHI	SCL output stop enable bit	0 : Disabled 1 : Enabled	R۱
	SWC9	SCL wait bit 3	0 : SCL "L" hold disabled 1 : SCL "L" hold enabled	R۱

Figure 2.11.8. U0SMR4 to U2SMR4 Registers



2.11.2 Clock Synchronous serial I/O Mode

The clock synchronous serial I/O mode uses a transfer clock to transmit and receive data. Table 2.11.1 lists the specifications of the clock synchronous serial I/O mode. Table 2.11.2 lists the registers used in clock synchronous serial I/O mode and the register values set.

Table 2.11.1. Clock Synchronous S	Serial I/O Mode S	pecifications
-----------------------------------	-------------------	---------------

Item	Specification
Transfer data format	Transfer data length: 8 bits
Transfer clock	• UiMR(i=0 to 2) register's CKDIR bit = "0" (internal clock) : fj/ 2(n+1)
	fj = f1SIO, f2SIO, f8SIO, f32SIO. n: Setting value of UiBRG register 0016 to FF16
	 CKDIR bit = "1" (external clock) : Input from CLKi pin
Transmission, reception control	Selectable from CTS function, RTS function or CTS/RTS function disable
Transmission start condition	Before transmission can start, the following requirements must be met (Note 1)
	 The TE bit of UiC1 register= 1 (transmission enabled)
	 The TI bit of UiC1 register = 0 (data present in UiTB register)
	– If \overline{CTS} function is selected, input on the \overline{CTS} i pin = "L"
Reception start condition	Before reception can start, the following requirements must be met (Note 1)
	 The RE bit of UiC1 register= 1 (reception enabled)
	 The TE bit of UiC1 register= 1 (transmission enabled)
	– The TI bit of UiC1 register= 0 (data present in the UiTB register)
Interrupt request	• For transmission, one of the following conditions can be selected
generation timing	- The UiIRS bit (Note 3) = 0 (transmit buffer empty): when transferring data from the
	UiTB register to the UARTi transmit register (at start of transmission)
	- The UiIRS bit =1 (transfer completed): when the serial I/O finished sending data from
	the UARTi transmit register
	For reception
	When transferring data from the UARTi receive register to the UiRB register (at
	completion of reception)
Error detection	Overrun error (Note 2)
	This error occurs if the serial I/O started receiving the next data before reading the
	UiRB register and received the 7th bit of the next data
Select function	CLK polarity selection
	Transfer data input/output can be chosen to occur synchronously with the rising or
	the falling edge of the transfer clock
	LSB first, MSB first selection
	Whether to start sending/receiving data beginning with bit 0 or beginning with bit 7
	can be selected
	Continuous receive mode selection
	Reception is enabled immediately by reading the UiRB register
	Switching serial data logic
	This function reverses the logic value of the transmit/receive data
	 Transfer clock output from multiple pins selection (UART1)
	The output pin can be selected in a program from two UART1 transfer clock pins that
	have been set
	Separate CTS/RTS pins (UART0)
	CTS0 and RTS0 are input/output from separate pins
Note 1: When an external cloc	k is selected, the conditions must be met while if the UiC0 register's CKPOL bit = "0"
(transmit data output a	it the railing edge and the receive data taken in at the rising edge of the transfer clock), the high state: if the LliCO register's CKPOL bit = "1" (transmit data output at the rising edge
and the receive data t	aken in at the falling edge of the transfer clock), the external clock is in the low state.
Note 2: If an overrun error occurs	s, the value of UiRB register will be indeterminate. The IR bit of SiRIC register does not change.

Note 3: The U0IRS and U1IRS bits respectively are the UCON register bits 0 and 1; the U2IRS bit is the U2C1 register bit 4.

Rev.1.20 Dec 13, 2005 page 117 of 323 REJ03B0095-0100Z

Register	Bit	Function
UiTB(Note3)	0 to 7	Set transmission data
UiRB(Note3)	0 to 7	Reception data can be read
	OER	Overrun error flag
UiBRG	0 to 7	Set a transfer rate
UiMR(Note3)	SMD2 to SMD0	Set to "0012"
	CKDIR	Select the internal clock or external clock
	IOPOL	Set to "0"
UiC0	CLK1 to CLK0	Select the count source for the UiBRG register
	CRS	Select CTS or RTS to use
	TXEPT	Transmit register empty flag
	CRD	Enable or disable the CTS or RTS function
	NCH	Select TxDi pin output mode (Note 2)
	CKPOL	Select the transfer clock polarity
	UFORM	Select the LSB first or MSB first
UiC1	TE	Set this bit to "1" to enable transmission/reception
	ТІ	Transmit buffer empty flag
	RE	Set this bit to "1" to enable reception
	RI	Reception complete flag
	U2IRS (Note 1)	Select the source of UART2 transmit interrupt
	U2RRM (Note 1)	Set this bit to "1" to use continuous receive mode
	UiLCH	Set this bit to "1" to use inverted data logic
	UiERE	Set to "0"
UiSMR	0 to 7	Set to "0"
UiSMR2	0 to 7	Set to "0"
UiSMR3	0 to 2	Set to "0"
	NODC	Select clock output mode
	4 to 7	Set to "0"
UiSMR4	0 to 7	Set to "0"
UCON	U0IRS, U1IRS	Select the source of UART0/UART1 transmit interrupt
	U0RRM, U1RRM	Set this bit to "1" to use continuous receive mode
	CLKMD0	Select the transfer clock output pin when CLKMD1 = 1
	CLKMD1	Set this bit to "1" to output UART1 transfer clock from two pins
	RCSP	Set this bit to "1" to accept as input the UART0 CTS0 signal from the P64 pin
	7	Set to "0"

Table 2. 11. 2. Registers to Be Used and Settings in Clock Synchronous Serial I/O Mode

Note 1: Set the U0C1 and U1C1 register bit 4 and bit 5 to "0". The U0IRS, U1IRS, U0RRM and U1RRM bits are in the UCON register.

Note 2: TxD2 pin is N channel open-drain output. Set the U2C0 register's NCH bit to "0".

Note 3: Not all register bits are described above. Set those bits to "0" when writing to the registers in clock synchronous serial I/O mode.

i=0 to 2

Table 2.11.3 lists the functions of the input/output pins during clock synchronous serial I/O mode. Table 2.11.3 shows pin functions for the case where the multiple transfer clock output pin select function is deselected. Table 2.11.4 lists the P64 pin functions during clock synchronous serial I/O mode. Note that for a period from when the UARTi operation mode is selected to when transfer starts, the TxDi pin outputs an "H". (If the N-channel open-drain output is selected, this pin is in a high-impedance state.)

Pin name Function Method of selection TxDi (i = 0 to 2) Serial data output (Outputs dummy data when performing reception only) (P63, P67, P70) **RxD**i Serial data input PD6 register's PD6_2 bit=0, PD6_6 bit=0, PD7 register's PD7_1 bit=0 (P62, P66, P71) (Can be used as an input port when performing transmission only) CLKi Transfer clock output UiMR register's CKDIR bit=0 (P61, P65, P72) UiMR register's CKDIR bit=1 Transfer clock input PD6 register's PD6_1 bit=0, PD6_5 bit=0, PD7 register's PD7_2 bit=0 CTSi/RTSi CTS input UiC0 register's CRD bit=0 (P60, P64, P73) UiC0 register's CRS bit=0 PD6 register's PD6_0 bit=0, PD6_4 bit=0, PD7 register's PD7_3 bit=0 **RTS** output UiC0 register's CRD bit=0 UiC0 register's CRS bit=1 I/O port UiC0 register's CRD bit=1

Table 2.11.3. Pin Functions (When Not Select Multiple Transfer Clock Output Pin Function)

Table 2.11.4.	P64 Pin	Functions
---------------	---------	-----------

Pin function	Bit set value					
	U1C0 register		UCON register			PD6 register
	CRD	CRS	RCSP	CLKMD1	CLKMD0	PD6_4
P64	1		0	0		Input: 0, Output: 1
CTS1	0	0	0	0		0
RTS1	0	1	0	0		—
CTS ₀ (Note1)	0	0	1	0		0
CLKS1				1(Note 2)	1	

Note 1: In addition to this, set the U0<u>C0</u> register's CRD bit to "0" (CTS0/RTS0 enabled) and the U0 C0 register's CRS bit to "1" (RTS0 selected).

Note 2: When the CLKMD1 bit = 1 and the CLKMD0 bit = 0, the following logic levels are output: • High if the U1C0 register's CLKPOL bit = 0

Low if the U1C0 register's CLKPOL bit = 1



Downloaded from **Elcodis.com** electronic components distributor

(a) CLK Polarity Select Function

Use the UiC0 register (i = 0 to 2)'s CKPOL bit to select the transfer clock polarity. Figure 2.11.10 shows the polarity of the transfer clock.

(1) When the UiC0 register's CKPOL bit = 0 (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock)
CLKi (Note 2)
TxDi D0 D1 D2 D3 D4 D5 D6 D7
RXDi $D0$ $D1$ $D2$ $D3$ $D4$ $D5$ $D6$ $D7$
(2) When the UiC0 register's CKPOL bit = 1 (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock)
CLKi (Note 3)
TxDi D0 D2 D3 D5 D6 D7
RXDi $D0$ $D1$ $D2$ $D3$ $D4$ $D5$ $D6$ $D7$
Note 1: This applies to the case where the UiC0 register's UFORM bit = 0 (I SB first) and UiC1 register's Uil CH bit = 0 (no reverse).
Note 2: When not transferring, the CLKi pin outputs a high signal. Note 3: When not transferring, the CLKi pin outputs a low signal. i = 0 to 2

Figure 2.11.10. Transfer Clock Polarity

(b) LSB First/MSB First Select Function

Use the UiC0 register (i = 0 to 2)'s UFORM bit to select the transfer format. Figure 2.11.11 shows the transfer format.

(1) When UiC0 register's UFORM bit = 0 (LSB first)				
СЦКі				
TxDi D0 × D1 × D2 × D3 × D4 × D5 × D6 × D7				
RxDi D0 \ D1 \ D2 \ D3 \ D4 \ D5 \ D6 \ D7				
(2) When UiC0 register's UFORM bit = 1 (MSB first)				
СЬКІ				
TxDi D7 D6 D5 D4 D3 D2 D1 D0				
RxDi D7 X D6 X D5 X D4 X D3 X D2 X D1 X D0				
Note: This applies to the case where the UiC0 register's CKPOL bit = 0 (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock) and the UiC1 register's UiLCH bit = 0 (no reverse). i = 0 to 2				
Figure 2.11.11. Transfer Format				

Rev.1.20 Dec 13, 2005 page 121 of 323 REJ03B0095-0100Z

(c) Continuous Receive Mode

When the UiRRM bit (i = 0 to 2) = 1 (continuous receive mode), the UiC1 register's TI bit is set to "0" (data present in the UiTB register) by reading the UiRB register. In this case, i.e., UiRRM bit = 1, do not write dummy data to the UiTB register in a program. The U0RRM and U1RRM bits are the UCON register bit 2 and bit 3, respectively, and the U2RRM bit is the U2C1 register bit 5.

(d) Serial Data Logic Switching Function

When the UiC1 register (i = 0 to 2)'s UiLCH bit = 1 (reverse), the data written to the UiTB register has its logic reversed before being transmitted. Similarly, the received data has its logic reversed when read from the UiRB register. Figure 2.11.12 shows serial data logic.



Figure 2.11.12. Serial Data Logic Switching

(e) Transfer Clock Output From Multiple Pins (UART1)

Use the UCON register's CLKMD1 to CLKMD0 bits to select one of the two transfer clock output pins. (See Figure 2.11.13.) This function can be used when the selected transfer clock for UART1 is an internal clock.



Downloaded from **Elcodis.com** electronic components distributor

REJ03B0095-0100Z

(f) CTS/RTS Separate Function (UART0)

This function separates $\overline{\text{CTS}_0/\text{RTS}_0}$, outputs $\overline{\text{RTS}_0}$ from the P60 pin, and accepts as input the $\overline{\text{CTS}_0}$ from the P64 pin. To use this function, set the register bits as shown below.

- U0C0 register's CRD bit = 0 (enables UART0 $\overline{CTS}/\overline{RTS}$)
- U0C0 register's CRS bit = 1 (outputs UART0 RTS)
- U1C0 register's CRD bit = 0 (enables UART1 $\overline{\text{CTS}}/\overline{\text{RTS}}$)
- U1C0 register's CRS bit = 0 (inputs UART1 $\overline{\text{CTS}}$)
- UCON register's RCSP bit = 1 (inputs $\overline{\text{CTS}}_0$ from the P64 pin)
- UCON register's CLKMD1 bit = 0 (CLKS1 not used)

Note that when using the CTS/RTS separate function, UART1 CTS/RTS function cannot be used.



Figure 2.11.14. CTS/RTS Separat Function



2.11.3 Clock Asynchronous Serial I/O (UART) Mode

The UART mode allows transmitting and receiving data after setting the desired transfer rate and transfer data format. Tables 2.11.5 lists the specifications of the UART mode.

Table 2.11.5. UART Mode Specifications

Item	Specification
Transfer data format	Character bit (transfer data): Selectable from 7, 8 or 9 bits
	Start bit: 1 bit
	 Parity bit: Selectable from odd, even, or none
	Stop bit: Selectable from 1 or 2 bits
Transfer clock	• UiMR(i=0 to 2) register's CKDIR bit = 0 (internal clock) : fj/ 16(n+1)
	fj = f1SIO, f2SIO, f8SIO, f32SIO. n: Setting value of UiBRG register 0016 to FF16
	 CKDIR bit = "1" (external clock) : fEXT/16(n+1)
	fEXT: Input from CLKi pin. n :Setting value of UiBRG register 0016 to FF16
Transmission, reception control	Selectable from CTS function, RTS function or CTS/RTS function disable
Transmission start condition	Before transmission can start, the following requirements must be met
	 The TE bit of UiC1 register= 1 (transmission enabled)
	 The TI bit of UiC1 register = 0 (data present in UiTB register)
	- If \overline{CTS} function is selected, input on the \overline{CTS} i pin = "L"
Reception start condition	 Before reception can start, the following requirements must be met
	 The RE bit of UiC1 register= 1 (reception enabled)
	- Start bit detection
Interrupt request	 For transmission, one of the following conditions can be selected
generation timing	- The UiIRS bit (Note 2) = 0 (transmit buffer empty): when transferring data from the
	UiTB register to the UARTi transmit register (at start of transmission)
	- The UiIRS bit =1 (transfer completed): when the serial I/O finished sending data from
	the UARTi transmit register
	For reception
	When transferring data from the UARTi receive register to the UiRB register (at
	completion of reception)
Error detection	Overrun error (Note 1)
	This error occurs if the serial I/O started receiving the next data before reading the
	UiRB register and received the bit one before the last stop bit of the next data
	Framing error
	This error occurs when the number of stop bits set is not detected
	Parity error
	This error occurs when if parity is enabled, the number of 1's in parity and
	character bits does not match the number of 1's set
	• Error sum flag
	This flag is set (= 1) when any of the overrun, framing, and parity errors is encountered
Select function	LSB first, MSB first selection
	Whether to start sending/receiving data beginning with bit 0 or beginning with bit 7
	can be selected
	Serial data logic switch
	This function reverses the logic of the transmit/receive data. The start and stop bits
	are not reversed.
	• TxD, RxD I/O polarity switch
	This function reverses the polarities of hte TxD pin output and RxD pin input. The
	logic levels of all I/O data is reversed.
	Separate CTS/RTS pins (UART0)
	CTS0 and RTS0 are input/output from separate pins
1	

Note 1: If an overrun error occurs, the value of UiRB register will be indeterminate. The IR bit of SiRIC register does not change. Note 2: The U0IRS and U1IRS bits respectively are the UCON register bits 0 and 1; the U2IRS bit is the U2C1 register bit 4.

Rev.1.20 Dec 13, 2005 page 124 of 323 REJ03B0095-0100Z

Register	Bit	Function		
UiTB	0 to 8	Set transmission data (Note 1)		
UiRB	0 to 8	Reception data can be read (Note 1)		
	OER,FER,PER,SUM	Error flag		
UiBRG	0 to 7	Set a transfer rate		
UiMR	SMD2 to SMD0	Set these bits to '1002' when transfer data is 7 bits long		
		Set these bits to '1012' when transfer data is 8 bits long		
		Set these bits to '1102' when transfer data is 9 bits long		
	CKDIR	Select the internal clock or external clock		
	STPS	Select the stop bit		
	PRY, PRYE	Select whether parity is included and whether odd or even		
	IOPOL	Select the TxD/RxD input/output polarity		
UiC0	CLK0, CLK1	Select the count source for the UiBRG register		
	CRS	Select CTS or RTS to use		
	TXEPT	Transmit register empty flag		
	CRD	Enable or disable the CTS or RTS function		
	NCH	Select TxDi pin output mode (Note 3)		
	CKPOL	Set to "0"		
UFORM LS bi		LSB first or MSB first can be selected when transfer data is 8 bits long. Set this		
		bit to "0" when transfer data is 7 or 9 bits long.		
UiC1	TE	Set this bit to "1" to enable transmission		
	ТІ	Transmit buffer empty flag		
	RE	Set this bit to "1" to enable reception		
	RI	Reception complete flag		
	U2IRS (Note 2)	Select the source of UART2 transmit interrupt		
U2RRM (Note 2) Set to "0"		Set to "0"		
	UiLCH	Set this bit to "1" to use inverted data logic		
	UiERE	Set to "0"		
UiSMR	0 to 7	Set to "0"		
UiSMR2	0 to 7	Set to "0"		
UiSMR3	0 to 7	Set to "0"		
UiSMR4	0 to 7	Set to "0"		
UCON	U0IRS, U1IRS	Select the source of UART0/UART1 transmit interrupt		
	U0RRM, U1RRM	Set to "0"		
	CLKMD0	Invalid because CLKMD1 = 0		
	CLKMD1	Set to "0"		
	RCSP	Set this bit to "1" to accept as input the UART0 CTS0 signal from the P64 pin		
	7	Set to "0"		

Table 2. 11. 6. Registers to Be Used and Settings in UART Mode

Note 1: The bits used for transmit/receive data are as follows: Bit 0 to bit 6 when transfer data is 7 bits long; bit 0 to bit 7 when transfer data is 8 bits long; bit 0 to bit 8 when transfer data is 9 bits long.

Note 2: Set the U0C1 and U1C1 registers bit 4 to bit 5 to "0". The U0IRS, U1IRS, U0RRM and U1RRM bits are included in the UCON register.

Note 3: TxD2 pin is N channel open-drain output. Set the U2C0 register's NCH bit to "0".

i=0 to 2

Table 2.11.7 lists the functions of the input/output pins during UART mode. Table 2.11.8 lists the P64 pin functions during UART mode. Note that for a period from when the UARTi operation mode is selected to when transfer starts, the TxDi pin outputs an "H". (If the N-channel open-drain output is selected, this pin is in a high-impedance state.)

Pin name	Function	Method of selection	
TxDi (i = 0 to 2) (P63, P67, P70)	Serial data output	(Outputs dummy data when performing reception only)	
RxDi (P62, P66, P71)	Serial data input	PD6 register's PD6_2 bit=0, PD6_6 bit=0, PD7 register's PD7_1 bit=0 (Can be used as an input port when performing transmission only)	
CLKi (P61, P65, P72)	Input/output port	UiMR register's CKDIR bit=0	
	Transfer clock input	UiMR register's CKDIR bit=1 PD6 register's PD6_1 bit=0, PD6_5 bit=0, PD7 register's PD7_2 bit=0	
CTSi/RTSi (P60, P64, P73)	CTS input	UiC0 register's CRD bit=0 UiC0 register's CRS bit=0 PD6 register's PD6_0 bit=0, PD6_4 bit=0, PD7 register's PD7_3 bit=0	
	RTS output	UiC0 register's CRD bit=0 UiC0 register's CRS bit=1	
	Input/output port	UiC0 register's CRD bit=1	

Table2.11.7. I/O Pin Functions

 Table 2.11.8.
 P64 Pin Functions

Pin function	Bit set value				
	U1C0 register		UCON register		PD6 register
	CRD	CRS	RCSP CLKMD1		PD6_4
P64	1		0	0	Input: 0, Output: 1
CTS1	0	0	0	0	0
RTS1	0	1	0	0	—
CTS ₀ (Note)	0	0	1	0	0

Note: In addition to this, set the U0C0 register's CRD bit to "0" (CTS0/RTS0 enabled) and the U0C0 register's CRS bit to "1" (RTS0 selected).





Figure 2.11.15. Transmit Operation

Rev.1.20 Dec 13, 2005 page 127 of 323 REJ03B0095-0100Z



Figure 2.11.16. Receive Operation

(a) LSB First/MSB First Select Function

As shown in Figure 2.11.17, use the UiC0 register's UFORM bit to select the transfer format. This function is valid when transfer data is 8 bits long.

(1) When UiC0 register's UFORM bit = 0 (LSB first)
TXDi ST D0 X D1 X D2 X D3 X D4 X D5 X D6 X D7 X P SP
RXDi ST D0 D1 D2 D3 D4 D5 D6 D7 P SP
(2) When UiC0 register's UFORM bit = 1 (MSB first)
TxDi ST D7 D6 D5 D4 D3 D2 D1 D0 P SP
ST D7 D6 D5 D4 D3 D2 D1 D0 P SP
ST : Start bit P : Parity bit SP : Stop bit i = 0 to 2
Note: This applies to the case where the UiC0 register's CKPOL bit = 0 (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock), the UiC1 register's UiLCH bit = 0 (no reverse), UiMR register's STPS bit = 0 (1 stop bit) and UiMR register's PRYE bit = 1 (parity enabled).
Figure 2.11.17. Transfer Format

Rev.1.20 Dec 13, 2005 page 128 of 323 REJ03B0095-0100Z

(b) Serial Data Logic Switching Function

The data written to the UiTB register has its logic reversed before being transmitted. Similarly, the received data has its logic reversed when read from the UiRB register. Figure 2.11.18 shows serial data logic.

(1) When the UiC	1 register's UiLCH bit = 0 (no reverse)
Transfer clock ^{"H"} "L"	
TxDi "H" (no reverse) _{"L"}	ST (D0) D1 (D2) D3 (D4) D5 (D6) D7 (P) SP
(2) When the UiC	1 register's UiLCH bit = 1 (reverse)
Transfer clock "H" "L"	
TxDi "H" (reverse) _{"L"}	
ST : Start bit P : Parity bit SP : Stop bit i = 0 to 2	
Note: This applies (transmit dat UiC0 registe STPS bit = (enabled).	to the case where the UiC0 register's CKPOL bit = 0 ta output at the falling edge of the transfer clock), the er's UFORM bit = 0 (LSB first), the UiMR register's 0 (1 stop bit) and UiMR register's PRYE bit = 1 (parity

Figure 2.11.18. Serial Data Logic Switching

(c) TxD and RxD I/O Polarity Inverse Function

This function inverses the polarities of the TxDi pin output and RxDi pin input. The logic levels of all input/output data (including the start, stop and parity bits) are inversed. Figure 2.11.19 shows the TxD pin output and RxD pin input polarity inverse.

(1) When the UiMR register's IOPOL bit = 0 (no reverse)
TxDi "H" ST D0 D1 D2 D3 D4 D5 D6 D7 P SP (no reverse) "L" <td< th=""></td<>
RxDi "H" ST (D0) D1) D2) D3) D4) D5) D6) D7) P) SP (no reverse) "L"
(2) When the UiMR register's IOPOL bit = 1 (reverse)
TxDi "H"
RxDi "H" / ST (D0 (D1 (D2 (D3 (D4 (D5 (D7 (P) SP
ST : Start bit P : Parity bit SP : Stop bit i = 0 to 2
Note: This applies to the case where the UiC0 register's UFORM bit = 0 (LSB first), the UiMR register's STPS bit = 0 (1 stop bit) and the UiMR register's PRYE bit = 1 (parity enabled).
Figure 2.11.19. TxD and RxD I/O Polarity Inverse

Rev.1.20 Dec 13, 2005 page 129 of 323 **REJ03B0095-0100Z**

(d) CTS/RTS Separate Function (UART0)

This function separates $\overline{CTS_0}/\overline{RTS_0}$, outputs $\overline{RTS_0}$ from the P60 pin, and accepts as input the $\overline{CTS_0}$ from the P64 pin. To use this function, set the register bits as shown below.

- U0C0 register's CRD bit = 0 (enables UART0 $\overline{\text{CTS}}/\overline{\text{RTS}}$)
- U0C0 register's CRS bit = 1 (outputs UART0 RTS)
- U1C0 register's CRD bit = 0 (enables UART1 $\overline{\text{CTS}}/\overline{\text{RTS}}$)
- U1C0 register's CRS bit = 0 (inputs UART1 $\overline{\text{CTS}}$)
- UCON register's RCSP bit = 1 (inputs CTS0 from the P64 pin)
- UCON register's CLKMD1 bit = 0 (CLKS1 not used)

Note that when using the CTS/RTS separate function, UART1 CTS/RTS function cannot be used.



Figure 2.11.20. CTS/RTS Separate Function



2.11.4 Special Mode 1 (I²C mode)

 I^2C mode is provided for use as a simplified I^2C interface compatible mode. Table 2.11.9 lists the specifications of the I^2C mode. Table 2.11.10 to 2.11.11 lists the registers used in the I^2C mode and the register values set, Table 2.11.12 lists the I^2C mode functions. Figure 2.11.21 shows the block diagram for I^2C mode. Figure 2.11.22 shows SCLi timing.

As shown in Table 2.11.12, the microcomputer is placed in I²C mode by setting the SMD2 to SMD0 bits to '0102' and the IICM bit to "1". Because SDAi transmit output has a delay circuit attached, SDAi output does not change state until SCLi goes low and remains stably low.

Item	Specification		
Transfer data format	Transfer data length: 8 bits		
Transfer clock	During master		
	UiMR(i=0 to 2) register's CKDIR bit = "0" (internal clock) : fj/ 2(n+1)		
	fj = f1SIO, f2SIO, f8SIO, f32SIO. n: Setting value of UiBRG register 0016 to FF16		
	During slave		
	CKDIR bit = "1" (external clock) : Input from SCLi pin		
Transmission start condition	Before transmission can start, the following requirements must be met (Note 1)		
	 The TE bit of UiC1 register= 1 (transmission enabled) 		
	 The TI bit of UiC1 register = 0 (data present in UiTB register) 		
Reception start condition	 Before reception can start, the following requirements must be met (Note 1) 		
	 The RE bit of UiC1 register= 1 (reception enabled) 		
	 The TE bit of UiC1 register= 1 (transmission enabled) 		
	 The TI bit of UiC1 register= 0 (data present in the UiTB register) 		
Interrupt request	When start or stop condition is detected, acknowledge undetected, and acknowledge		
generation timing	detected		
Error detection	Overrun error (Note 2)		
	This error occurs if the serial I/O started receiving the next data before reading the		
	UiRB register and received the 8th bit of the next data		
Select function	Arbitration lost		
	Timing at which the UiRB register's ABT bit is updated can be selected		
	• SDAi digital delay		
	No digital delay or a delay of 2 to 8 UiBRG count source clock cycles selectable		
	Clock phase setting		
	With or without clock delay selectable		

Table 2.11.9. I²C Mode Specifications

Note 1: When an external clock is selected, the conditions must be met while the external clock is in the high state.

Note 2: If an overrun error occurs, the value of UiRB register will be indeterminate. The IR bit of SiRIC register does not change.



Figure 2.11.21. I²C Mode Block Diagram



Register	Bit	Function		
		Master	Slave	
UiTB	0 to 7	Set transmission data	Set transmission data	
(Note 3)				
UiRB	0 to 7	Reception data can be read	Reception data can be read	
(Note 3)	8	ACK or NACK is set in this bit	ACK or NACK is set in this bit	
	ABT	Arbitration lost detection flag	Invalid	
	OER	Overrun error flag	Overrun error flag	
UiBRG	0 to 7	Set a transfer rate	Invalid	
UiMR	SMD2 to SMD0	Set to '0102'	Set to '0102'	
(Note 3)	CKDIR	Set to "0"	Set to "1"	
	IOPOL	Set to "0"	Set to "0"	
UiC0	CLK1, CLK0	Select the count source for the UiBRG	Invalid	
		register		
	CRS	Invalid because CRD = 1	Invalid because CRD = 1	
	TXEPT	Transmit buffer empty flag	Transmit buffer empty flag	
	CRD	Set to "1"	Set to "1"	
	NCH	Set to "1" (Note 2)	Set to "1" (Note 2)	
	CKPOL	Set to "0"	Set to "0"	
	UFORM	Set to "1"	Set to "1"	
UiC1	TE	Set this bit to "1" to enable transmission	Set this bit to "1" to enable transmission	
	TI	Transmit buffer empty flag	Transmit buffer empty flag	
	RE	Set this bit to "1" to enable reception	Set this bit to "1" to enable reception	
	RI	Reception complete flag	Reception complete flag	
	U2IRS (Note 1)	Invalid	Invalid	
	U2RRM (Note 1),	Set to "0"	Set to "0"	
	UILCH, UIERE			
UiSMR	IICM	Set to "1"	Set to "1"	
	ABC	Select the timing at which arbitration-lost	Invalid	
		is detected		
	BBS	Bus busy flag	Bus busy flag	
	3 to 7	Set to "0"	Set to "0"	
UiSMR2	IICM2	Refer to Table 2.11.12	Refer to Table 2.11.12	
	CSC	Set this bit to "1" to enable clock	Set to "0"	
		synchronization		
	SWC	Set this bit to "1" to have SCLi output	Set this bit to "1" to have SCLi output	
		fixed to "L" at the falling edge of the 9th	fixed to "L" at the falling edge of the 9th	
		bit of clock	bit of clock	
	ALS	Set this bit to "1" to have SDAi output	Set to "0"	
		stopped when arbitration-lost is detected		
	STAC	Set to "0"	Set this bit to "1" to initialize UARTi at	
			start condition detection	
	SWC2	Set this bit to "1" to have SCLi output	Set this bit to "1" to have SCLi output	
		forcibly pulled low	forcibly pulled low	
	SDHI	Set this bit to "1" to disable SDAi output	Set this bit to "1" to disable SDAi output	
	7	Set to "0"	Set to "0"	
UiSMR3	0, 2, 4 and NODC	Set to "0"	Set to "0"	
	СКРН	Refer to Table 2.11.12	Refer to Table 2.11.12	
	DL2 to DL0	Set the amount of SDAi digital delay	Set the amount of SDAi digital delay	

Table2.11.10. Registers to Be Used and Settings in I²C Mode (1) (Continued)

i=0 to 2

Notes:

- 1. Set the U0C1 and U1C1 register bit 4 and bit 5 to "0". The U0IRS, U1IRS, U0RRM and U1RRM bits are in the UCON register.
- 2. TxD2 pin is N channel open-drain output. Set the NCH bit in the U2C0 register to "0".
- 3. Not all register bits are described above. Set those bits to "0" when writing to the registers in I²C mode.

Rev.1.20 Dec 13, 2005 page 133 of 323 REJ03B0095-0100Z

Register	Bit	Function		
		Master	Slave	
UiSMR4	STAREQ	Set this bit to "1" to generate start	Set to "0"	
		condition		
	RSTAREQ	Set this bit to "1" to generate restart	Set to "0"	
		condition		
	STPREQ	Set this bit to "1" to generate stop	Set to "0"	
		condition		
	STSPSEL	Set this bit to "1" to output each condition	Set to "0"	
	ACKD	Select ACK or NACK	Select ACK or NACK	
	ACKC	Set this bit to "1" to output ACK data	Set this bit to "1" to output ACK data	
	SCLHI	Set this bit to "1" to have SCLi output	Set to "0"	
		stopped when stop condition is detected		
	SWC9	Set to "0"	Set this bit to "1" to set the SCLi to "L"	
			hold at the next falling edge of the 9th bit	
			of clock	
IFSR2A	IFSR26, ISFR27	Set to "1"	Set to "1"	
UCON	U0IRS, U1IRS	Invalid	Invalid	
	2 to 7	Set to "0"	Set to "0"	

Table 2.11.11. Registers to Be Used and Settings in I²C Mode (2) (Continued)

i=0 to 2



Table 2.11.12. I²C Mode Functions

Function	Clock synchronous serial I/O	I ² C mode (SME	02 to SMD0 = 0	102, IICM = 1)	
	mode (SMD2 to SMD0 = 0012, IICM = 0)	IICM2 = 0 (NACK/ACK interrupt)		IICM2 = 1 (UART transmit/ receive interrupt)	
		CKPH = 0	CKPH = 1	CKPH = 0	CKPH = 1
Faster of interrupt number		(No clock delay)	(Clock delay)	(No clock delay)	(Clock delay)
6, 7 and 10 (Note 1, 5, 7)		(Refer to "Table	2.11.13. STSF	SEL Bit Functions")	
Factor of interrupt number 15, 17 and 19 (Note 1, 6)	UARTi transmission Transmission started or completed (selected by UiIRS)	No acknowledgr detection (NACk Rising edge of S	nent <) SCLi 9th bit	UARTi transmission Rising edge of SCLi 9th bit	UARTi transmission Falling edge of SCLi next to the 9th bit
Factor of interrupt number 16, 18 and 20 (Note 1, 6)	UARTi reception When 8th bit received CKPOL = 0 (rising edge) CKPOL = 1 (falling edge)	Acknowledgmen (ACK) Rising edge of S	t detection	UARTi reception Falling edge of SCL	i 9th bit
Timing for transferring data from the UART reception shift register to the UiRB register	CKPOL = 0 (rising edge) CKPOL = 1 (falling edge)	Rising edge of S	SCLi 9th bit	Falling edge of SCLi 9th bit	Falling and rising edges of SCLi 9th bit
UARTi transmission output delay	Not delayed	Delayed			
Functions of P63, P67 and P70 pins	TxDi output	SDAi input/outp	ut		
Functions of P62, P66 and P71 pins	RxDi input	SCLi input/outpu	ıt		
Functions of P61, P65 and P72 pins	CLKi input or output selected	(Cann	ot be used in l	² C mode)	
Noise filter width	15ns	200ns			
Read RxDi and SCLi pin levels	Possible when the corresponding port direction bit = 0	Always possible	no matter how	the corresponding po	ort direction bit is set
Initial value of TxDi and SDAi outputs	CKPOL = 0 (H) CKPOL = 1 (L)	The value set in	the port registe	er before setting I ² C r	node (Note 2)
Initial and end values of SCLi		Н	L	Н	L
DMA1 factor (Refer to Fig 2.11.22)	UARTi reception	Acknowledgmer (ACK)	nt detection	UARTi reception Falling edge of SCL	i 9th bit
Store received data	1st to 8th bits are stored in UiRB register bit 0 to bit 7	1st to 8th bits ar UiRB register bi	e stored in t 7 to bit 0	1st to 7th bits are st bit 6 to bit 0, with 8th register bit 8	ored in UiRB register h bit stored in UiRB
					1st to 8th bits are stored in UiRB register bit 7 to bit 0 (Note 3)
Read received data	UiRB register status is read directly as is				Read UiRB register Bit 6 to bit 0 as bit 7 to bit 1, and bit 8 as bit 0 (Note 4)

i = 0 to 2

Note 1: If the source or cause of any interrupt is changed, the IR bit in the interrupt control register for the changed interrupt may inadvertently be set to "1" (interrupt requested). (Refer to "precautions for interrupts" of the Usage Notes Reference Book.) If one of the bits shown below is changed, the interrupt source, the interrupt timing, etc. change. Therefore, always be sure to clear the IR bit to "0" (interrupt not requested) after changing those bits.

SMD2 to SMD0 bits in the UiMR register, IICM bit in the UiSMR register, IICM2 bit in the UiSMR2 register, CKPH bit in the UiSMR3 register

Note 2: Set the initial value of SDAi output while the UiMR register's SMD2 to SMD0 bits = '0002' (serial I/O disabled).

Note 3: Second data transfer to UiRB register (Rising edge of SCLi 9th bit)

Note 4: First data transfer to UiRB register (Falling edge of SCLi 9th bit)

Note 5: Refer to "Figure 2.11.24. STSPSEL Bit Functions". Note 6: Refer to "Figure 2.11.22. Transfer to UiRB Register and Interrupt Timing"

Note 7: When using UART0, be sure to set the IFSR26 bit in the IFSR2A register to "1" (cause of interrupt: UART0 bus collision). When using UART1, be sure to set the IFSR27 bit in the IFSR2A register to "1" (cause of interrupt: UART1 bus collision).

Rev.1.20 Dec 13, 2005 page 135 of 323 REJ03B0095-0100Z



Rev.1.20 Dec 13, 2005 page 136 of 323 REJ03B0095-0100Z

Detection of Start and Stop Condtion

Whether a start or a stop condition has been detected is determined.

A start condition-detected interrupt request is generated when the SDAi pin changes state from high to low while the SCLi pin is in the high state. A stop condition-detected interrupt request is generated when the SDAi pin changes state from low to high while the SCLi pin is in the high state.

Because the start and stop condition-detected interrupts share the interrupt control register and vector, check the UiSMR register's BBS bit to determine which interrupt source is requesting the interrupt.





• Output of Start and Stop Condition

A start condition is generated by setting the UiSMR4 register (i = 0 to 2)'s STAREQ bit to "1" (start). A restart condition is generated by setting the UiSMR4 register's RSTAREQ bit to "1" (start). A stop condition is generated by setting the UiSMR4 register's STPREQ bit to "1" (start).

The output procedure is described below.

(1) Set the STAREQ bit, RSTAREQ bit or STPREQ bit to "1" (start).

(2) Set the STSPSEL bit in the UiSMR4 register to "1" (output).

The function of the STSPSEL bit is shown in Table 2.11.13 and Figure 2.11.24.



Function	STSPSEL = 0	STSPSEL = 1
Output of SCLi and SDAi pins	Output of transfer clock and	Output of a start/stop condition
	data	according to the STAREQ,
	Output of start/stop condition is	RSTAREQ and STPREQ bit
	accomplished by a program	
	using ports (not automatically	
	generated in hardware)	
Star/stop condition interrupt	Start/stop condition detection	Finish generating start/stop condi-
request generation timing		tion





Figure 2.11.24. STSPSEL Bit Functions

Arbitration

Unmatching of the transmit data and SDAi pin input data is checked synchronously with the rising edge of SCLi. Use the UiSMR register's ABC bit to select the timing at which the UiRB register's ABT bit is updated. If the ABC bit = 0 (updated bitwise), the ABT bit is set to "1" at the same time unmatching is detected during check, and is cleared to "0" when not detected. In cases when the ABC bit is set to "1", if unmatching is detected even once during check, the ABT bit is set to "1" (unmatching detected) at the falling edge of the clock pulse of 9th bit. If the ABT bit needs to be updated bytewise, clear the ABT bit to "0" (undetected) after detecting acknowledge in the first byte, before transferring the next byte.

Setting the UiSMR2 register's ALS bit to "1" (SDA output stop enabled) causes arbitration-lost to occur, in which case the SDAi pin is placed in the high-impedance state at the same time the ABT bit is set to "1" (unmatching detected).

Rev.1.20 Dec 13, 2005 page 138 of 323 REJ03B0095-0100Z

Transfer Clock

Data is transmitted/received using a transfer clock like the one shown in Figure 2.11.24.

The UiSMR2 register's CSC bit is used to synchronize the internally generated clock (internal SCLi) and an external clock supplied to the SCLi pin. In cases when the CSC bit is set to "1" (clock synchronization enabled), if a falling edge on the SCLi pin is detected while the internal SCLi is high, the internal SCLi goes low, at which time the UiBRG register value is reloaded with and starts counting in the low-level interval. If the internal SCLi changes state from low to high while the SCLi pin is low, counting stops, and when the SCLi pin goes high, counting restarts.

In this way, the UARTi transfer clock is comprised of the logical product of the internal SCLi and SCLi pin signal. The transfer clock works from a half period before the falling edge of the internal SCLi 1st bit to the rising edge of the 9th bit. To use this function, select an internal clock for the transfer clock. The UiSMR2 register's SWC bit allows to select whether the SCLi pin should be fixed to or freed from low-level output at the falling edge of the 9th clock pulse.

If the UiSMR4 register's SCLHI bit is set to "1" (enabled), SCLi output is turned off (placed in the highimpedance state) when a stop condition is detected.

Setting the UiSMR2 register's SWC2 bit = 1 (0 output) makes it possible to forcibly output a low-level signal from the SCLi pin even while sending or receiving data. Clearing the SWC2 bit to "0" (transfer clock) allows the transfer clock to be output from or supplied to the SCLi pin, instead of outputting a low-level signal.

If the UiSMR4 register's SWC9 bit is set to "1" (SCL hold low enabled) when the UiSMR3 register's CKPH bit = 1, the SCLi pin is fixed to low-level output at the falling edge of the clock pulse next to the ninth. Setting the SWC9 bit = 0 (SCL hold low disabled) frees the SCLi pin from low-level output.

SDA Output

The data written to the UiTB register bit 7 to bit 0 (D7 to D0) is sequentially output beginning with D7. The ninth bit (D8) is ACK or NACK.

The initial value of SDAi transmit output can only be set when IICM = 1 (I^2C mode) and the UiMR register's SMD2 to SMD0 bits = '0002' (serial I/O disabled).

The UiSMR3 register's DL2 to DL0 bits allow to add no delays or a delay of 2 to 8 UiBRG count source clock cycles to SDAi output.

Setting the UiSMR2 register's SDHI bit = 1 (SDA output disabled) forcibly places the SDAi pin in the high-impedance state. Do not write to the SDHI bit synchronously with the rising edge of the UARTi transfer clock. This is because the ABT bit may inadvertently be set to "1" (detected).

SDA Input

When the IICM2 bit = 0, the 1st to 8th bits (D7 to D0) of received data are stored in the UiRB register bit 7 to bit 0. The 9th bit (D8) is ACK or NACK.

When the IICM2 bit = 1, the 1st to 7th bits (D7 to D1) of received data are stored in the UiRB register bit 6 to bit 0 and the 8th bit (D0) is stored in the UiRB register bit 8. Even when the IICM2 bit = 1, providing the CKPH bit = 1, the same data as when the IICM2 bit = 0 can be read out by reading the UiRB register after the rising edge of the corresponding clock pulse of 9th bit.

• ACK and NACK

If the STSPSEL bit in the UiSMR4 register is set to "0" (start and stop conditions not generated) and the ACKC bit in the UiSMR4 register is se to "1" (ACK data output), the value of the ACKD bit in the UiSMR4 register is output from the SDAi pin.

If the IICM2 bit = 0, a NACK interrupt request is generated if the SDAi pin remains high at the rising edge of the 9th bit of transmit clock pulse. An ACK interrupt request is generated if the SDAi pin is low at the rising edge of the 9th bit of transmit clock pulse.

If ACKi is selected for the cause of DMA1 request, a DMA transfer can be activated by detection of an acknowledge.

• Initialization of Transmission/Reception

If a start condition is detected while the STAC bit = 1 (UARTi initialization enabled), the serial I/O operates as described below.

- The transmit shift register is initialized, and the content of the UiTB register is transferred to the transmit shift register. In this way, the serial I/O starts sending data synchronously with the next clock pulse applied. However, the UARTi output value does not change state and remains the same as when a start condition was detected until the first bit of data is output synchronously with the input clock.
- The receive shift register is initialized, and the serial I/O starts receiving data synchronously with the next clock pulse applied.
- The SWC bit is set to "1" (SCL wait output enabled). Consequently, the SCLi pin is pulled low at the falling edge of the ninth clock pulse.

Note that when UARTi transmission/reception is started using this function, the TI does not change state. Note also that when using this function, the selected transfer clock should be an external clock.



2.11.5 Special Mode 2

Multiple slaves can be serially communicated from one master. Transfer clock polarity and phase are selectable. Table 2.11.14 lists the specifications of Special Mode 2. Table 2.11.15 lists the register used in Special Mode 2 and the register values set. Figure 2.11.25 shows communication control example for Special Mode 2.

Item	Specification
Transfer data format	Transfer data length: 8 bits
Transfer clock	Master mode
	UiMR(i=0 to 2) register's CKDIR bit = "0" (internal clock) : fj/ 2(n+1)
	fj = f1SIO, f2SIO, f8SIO, f32SIO. n: Setting value of UiBRG register 0016 to FF16
	Slave mode
	CKDIR bit = "1" (external clock selected) : Input from CLKi pin
Transmit/receive control	Controlled by input/output ports
Transmission start condition	Before transmission can start, the following requirements must be met (Note 1)
	- The TE bit of UiC1 register= 1 (transmission enabled)
	 The TI bit of UiC1 register = 0 (data present in UiTB register)
Reception start condition	Before reception can start, the following requirements must be met (Note 1)
	 The RE bit of UiC1 register= 1 (reception enabled)
	 The TE bit of UiC1 register= 1 (transmission enabled)
	 The TI bit of UiC1 register= 0 (data present in the UiTB register)
Interrupt request	• For transmission, one of the following conditions can be selected
generation timing	- The UiIRS bit of UiC1 register = 0 (transmit buffer empty): when transferring data
	from the UiTB register to the UARTi transmit register (at start of transmission)
	- The UiIRS bit =1 (transfer completed): when the serial I/O finished sending data from
	the UARTi transmit register
	For reception
	When transferring data from the UARTi receive register to the UiRB register (at
	completion of reception)
Error detection	Overrun error (Note 2)
	This error occurs if the serial I/O started receiving the next data before reading the
	UiRB register and received the 7th bit of the next data
Select function	Clock phase setting
	Selectable from four combinations of transfer clock polarities and phases

Table 2.11.14. Special Mode 2 Specifications

Note 1: When an external clock is selected, the conditions must be met while if the UiC0 register's CKPOL bit = "0" (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock), the external clock is in the high state; if the UiC0 register's CKPOL bit = "1" (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock), the external clock is in the low state.

Note 2: If an overrun error occurs, the value of UiRB register will be indeterminate. The IR bit of SiRIC register does not change.



Figure 2.11.25. Serial Bus Communication Control Example (UART2)



Register	Bit	Function
UiTB(Note3)	0 to 7	Set transmission data
UiRB(Note3)	0 to 7	Reception data can be read
	OER	Overrun error flag
UiBRG	0 to 7	Set a transfer rate
UIMR(Note3)	SMD2 to SMD0	Set to '0012'
	CKDIR	Set this bit to "0" for master mode or "1" for slave mode
	IOPOL	Set to "0"
UiC0	CLK1, CLK0	Select the count source for the UiBRG register
	CRS	Invalid because CRD = 1
	TXEPT	Transmit register empty flag
	CRD	Set to "1"
	NCH	Select TxDi pin output format(Note 2)
	CKPOL	Clock phases can be set in combination with the UiSMR3 register's CKPH bit
	UFORM	Set to "0"
UiC1	TE	Set this bit to "1" to enable transmission
	TI	Transmit buffer empty flag
	RE	Set this bit to "1" to enable reception
	RI	Reception complete flag
	U2IRS (Note 1)	Select UART2 transmit interrupt cause
	U2RRM(Note 1),	Set to "0"
	U2LCH, UIERE	
UiSMR	0 to 7	Set to "0"
UiSMR2	0 to 7	Set to "0"
UiSMR3	СКРН	Clock phases can be set in combination with the UiC0 register's CKPOL bit
	NODC	Set to "0"
	0, 2, 4 to 7	Set to "0"
UiSMR4	0 to 7	Set to "0"
UCON	U0IRS, U1IRS	Select UART0 and UART1 transmit interrupt cause
	U0RRM, U1RRM	Set to "0"
	CLKMD0	Invalid because CLKMD1 = 0
	CLKMD1, RCSP, 7	Set to "0"

Table 2.11.15. Registers to Be Used and Settings in Special Mode 2

Note 1: Set the U0C0 and U1C1 register bit 4 and bit 5 to "0". The U0IRS, U1IRS, U0RRM and U1RRM bits are in the UCON register.

Note 2: TxD2 pin is N channel open-drain output. Set the U2C0 register's NCH bit to "0".

Note 3: Not all register bits are described above. Set those bits to "0" when writing to the registers in Special Mode 2.

i = 0 to 2



Clock Phase Setting Function

One of four combinations of transfer clock phases and polarities can be selected using the UiSMR3 register's CKPH bit and the UiC0 register's CKPOL bit.

Make sure the transfer clock polarity and phase are the same for the master and salves to be communicated.

(a) Master (Internal Clock)

Figure 2.11.26 shows the transmission and reception timing in master (internal clock).

(b) Slave (External Clock)

Figure 2.11.27 shows the transmission and reception timing (CKPH=0) in slave (external clock) while Figure 2.11.28 shows the transmission and reception timing (CKPH=1) in slave (external clock).



Figure 2.11.26. Transmission and Reception Timing in Master Mode (Internal Clock)




Figure 2.11.27. Transmission and Reception Timing (CKPH=0) in Slave Mode (External Clock)



Figure 2.11.28. Transmission and Reception Timing (CKPH=1) in Slave Mode (External Clock)

Rev.1.20 Dec 13, 2005 page 145 of 323 REJ03B0095-0100Z

2.11.6 Special Mode 3 (IE mode)

In this mode, one bit of IEBus is approximated with one byte of UART mode waveform.

Table 2.11.16 lists the registers used in IE mode and the register values set. Figure 2.11.29 shows the functions of bus collision detect function related bits.

If the TxDi pin (i = 0 to 2) output level and RxDi pin input level do not match, a UARTi bus collision detect interrupt request is generated.

Use the IFSR2A register's IFSR26 and IFSR27 bits to enable the UART0/UART1 bus collision detect function.

UTRB UIRB UIRB 0 to 8Set transmission dataUIRB OER,FER,PER,SUMReception data can be readUIRAG0 to 7Set a transfer rateUIRAF UIRAFSMD2 to SMD0Set to "1102"VIRAF PRSelect the internal clock or external clockSTPSSTPSSet to "0"PRYInvalid because PRYE=0PRYSelect the internal clock or external clockPRYSelect the TxD/RXD input/output polarityUIORCLK1, CLK0Select the count source for the UIBRG registerCLK1, CLK0Select tract or "0"CRSInvalid because CRD=1TXEPTTransmit register empty flagCRDSet to "0"VICMSelect TxD pin output mode (Note 2)CRDSet to "0"VICMSet to "0"UIORASet to "0"VICNSet to "0"VICNSelect the sampling timing at which to detect a bus collisionVICNSelect the transmit start conditionVISNRE10 o 7VISNRESelect the for "1"VISNRE10 o 7VISNRESelect the source of UART0/UART1 transmit interruptVISNRE10 o 7VISNRE10 o 0"VISNRE10 o 0"VISNRESelect the source of UAR	Register	Bit	Function
UIRB(Wei PER,PER,PER,SUMReception data can be readUIMR UIRBROER,FER,PER,SUMFor filagUIMR UIRBRSMD2 to SMD0Set to ransfer rateUIMRA EXCDIRSet to '1102'CKDIRSet to '0"PRYInvalid because PRYE=0PRYCSet to '0"IOPOLSelect the TxD/RxD input/output polarityUIRA CRSInvalid because CRD=1TXEPTTransmit register empty flagCRDSet to '0"TCPDLSet to '0"TXEPTTransmit register empty flagCRDSet to '0"UICA UFORMSet to '0"UIRA NCHSet to '0"UIRA NCHSet this bit to '1" to enable transmissionUIRA NCHSet ception complet flagUIRA NCHSet ception complet flagUIRAR NCNOSet to '0"UIRRN (Note 1), UILCHSet to '0"NIRRN NCNOSet to '0"UISMR NCSSet this bit to '1" to enable receptionUISMR NCSSet to '0"UISMRA UISMRSet to '0"UISMRA UISMRSet to '0"UISMRA UISMRASet to '0"<	UiTB	0 to 8	Set transmission data
OER,FER,PER,SUMError flagUIBRG0 to 7Set a transfer rateUIMRRSMD2 to SMD0Set to '1102'CKDIRSelect the internal clock or external clockSTPSSet to "0"PRYInvalid because PRYE=0PRYESet to "0"IOPOLSelect the TxD/RxD input/output polarityUIC0CLK1, CLK0Select the transmit register empty flagCRSInvalid because CRD=1TXEPTTransmit register empty flagCRDSelect TxDi pin output mode (Note 2)CKPOLSelect TxDi pin output mode (Note 2)UIC1TETITransmit buffer empty flagRESet this bit to "1" to enable transmissionTITransmit buffer empty flagRESet this bit to "1" to enable receptionRESet to "0"UIRRM (Note 1),Select the source of UART2 transmit interruptUIRRM (Note 1, ISelect the sampling timing at which to detect a bus collisionASCSSelect the transmit start conditionUISMR21 to 7Set to "0"UISMR40 to 7Set to "0"UISMR41 to 7 <td>UiRB(Note3)</td> <td>0 to 8</td> <td>Reception data can be read</td>	UiRB(Note3)	0 to 8	Reception data can be read
UiBRG0 to 7Set a transfer rateUiMR NAPPESMD0Set to '1102'CKDIRSet to '1102'CKDIRSet to '0"PRYInvalid because PRYE=0PRYESet to '0"IOPOLSet est the 'TxD/RxD input/output polarityUICOCLK1, CLK0CKDSet est the 'txD/RxD input/output polarityCRSInvalid because CRD=1TXEPTTransmit register empty flagCRDSet to '0"VICOSet to '0"UFORMSet to '0"UFORMSet to '0"UFORMSet to '0"UIC1TETSSet this bit to '1' to enable transmissionTITransmit buffer empty flagCRDSet this bit to '1' to enable receptionRESet this bit to '1' to enable receptionRIReception complet flagUIS1MROt 0, 3, 7ABSCSSelect the source of UART2 transmit interruptUISMR20 to 7, 7Set this bit to '1' to use the auto clear function of transmit enable bitUISMR30 to 7Oto 7Set to '0"UISMR40 to 7UISMR40 to 7UISMR410 to 7UISMR4Io to 7UISMR4Io to 7UISMR4Set to '0"UISMR4Io to 7Oto 7Set to '0"UISMR4Io to 7UISMR4Io to 7UISMR4Io to 7UISMR4Io to 7UISMR5Select the source of UART0/UART1		OER,FER,PER,SUM	Error flag
UIMR UIMR KDD2 to SMD0Set to '1102'CKDIRSelect the internal clock or external clockSTPSSet to "0"PRYInvalid because PRYE=0PRYESet to "0"OPOLSelect the TxD/RxD input/output polarityUIC0CLK1, CLK0Select the court source for the UIBRG registerTXEPTTransmit register empty flagCRDSet to "1"NCHSelect TxDi pin output mode (Note 2)CRDSet to "0"UFORMSet to "0"UFORMSet to "0"UFORMSet to "0"UFORMSet to "0"UIC1Transmit register empty flagT1Transmit buffer empty flagT1Set this bit to "1" to enable transmissionT1Set this bit to "1" to enable receptionRESet this bit to "1" to enable receptionRESet this bit to "1" to enable receptionRIN(Note 1),Set to "0"UIRMR (Note 1),Set to "0"UIRMR (Note 1),Set to "0"UIRMR (Note 1),Set to "0"UISMR210 o 7Set to "1" to use the auto clear function of transmit enable bitUISMR40 to 7Set to "0"UISMR40 to 7Set to "0"UISMR410 o 7S	UiBRG	0 to 7	Set a transfer rate
CKDIRSelect the internal clock or external clockSTPSSet to "0"PRYInvalid because PRYE=0PRYESet to "0"IOPOLSelect the TxD/RxD input/output polarityUICOCLK1, CLK0CRSInvalid because CRD=1TXEPTTransmit register empty flagCRDSet to "0"NCHSelect TxD ip in output mode (Note 2)CRDSet to "0"UFORMSet to "0"UFORMSet to "0"UFORMSet to "1" to enable transmissionTITransmit buffer empty flagRESet this bit to "1" to enable receptionRESet this bit to "1" to enable receptionRINReception complete flagUIRM (Note 1)Select the source of UART2 transmit interruptUISMR0 to 3, 7ABSCSSelect the sampling timing at which to detect a bus collisionACSESet this bit to "1" to use the auto clear function of transmit enable bitUISMR40 to 7Set to "0"UISMR40 to 7Set to "	UiMR	SMD2 to SMD0	Set to '1102'
STPSSet to "0"PRYInvalid because PRYE=0PRYESet to "0"IOPOLSelect the TxD/RxD input/output polarityUIC0CLK1, CLK0Select the count source for the UiBRG registerCRSInvalid because CRD=1TXEPTTransmit register empty flagCRDSelect the TxD/RxD input/output mode (Note 2)CKPOLSelect TxD in output mode (Note 2)CKPOLSet to "0"UIC1TETESet to "0"UIC2TESet to "0"UIC3TERESet this bit to "1" to enable transmissionT1Transmit buffer empty flagRESet this bit to "1" to enable receptionRIReception complete flagUIR4Note1 1,VIR5 (Note1 1)Select the source of UART2 transmit interruptUIS7Oto 3, 7Set to "0"UIS7ABSCSSelect the sampling timing at which to detect a bus collisionACSESelect the sampling timing at which to detect a bus collisionACSESelect the transmit start conditionUISMR2O to 7Set to "0"UISMR3O to 7Set to "0"UISMR4IFSR26, IFSR27Set to "0"UISMR4IFSR26, IFSR27Set to "0"UISMR5O to 7Set to "0"UISMR4IFSR26, IFSR27Set to "0"UISMR5IFSR26, IFSR27Set to "0"UISMR4IFSR26, IFSR27Set to "0"UISMR5OIO7Set to "0"UISMR5		CKDIR	Select the internal clock or external clock
PRYInvalid because PRYE=0PRYESet to "0"IOPOLSelect the TxD/RxD input/output polarityUIC0CLK1, CLK0CLK1, CLK0Select the count source for the UiBRG registerCRSInvalid because CRD=1TXEPTTransmit register empty flagCRDSet to "1"NCHSelect TxDi pin output mode (Note 2)CKPOLSet to "0"UFORMSet to to "0"UFORMSet to it on "0"TESet this bit to "1" to enable transmissionTITransmit buffer empty flagRESet this bit to "1" to enable receptionRIReception complete flagUISMRO to 3, 7ABSCSSelect the source of UART2 transmit interruptUISMR2O to 7ADSSelect the sampling timing at which to detect a bus collisionACSESelect the transmit start conditionUISMR3O to 7UISMR4O to 7UISMR5 <td></td> <td>STPS</td> <td>Set to "0"</td>		STPS	Set to "0"
PRYESet to "0"IOPOLSelect the TxD/RxD input/output polarityUIC0CLK1, CLK0Select the count source for the UiBRG registerCRSInvalid because CRD=1TXEPTTransmit register empty flagCRDSet to "1"NCHSelect TxDi pin output mode (Note 2)CKPOLSet to "0"UFRMSet to "0"UIC1TETRSet this bit to "1" to enable transmissionTITransmit buffer empty flagRESet this bit to "1" to enable receptionRIReception complete flagUIRRM (Note 1), ULCH, UIERESet to "0"UISMR0 to 3, 7ABSCSSelect the source of UART2 transmit interruptUISMR20 to 7Set this bit to "1" to use the auto clear function of transmit enable bitUISMR30 to 7UISMR40 to 7UISMR50 to 7UISMR50 to 7UISMR40 to 7 <td></td> <td>PRY</td> <td>Invalid because PRYE=0</td>		PRY	Invalid because PRYE=0
IOPOLSelect the TxD/RxD input/output polarityUIC0CLK1, CLK0Select the count source for the UiBRG registerCRSInvalid because CRD=1TXEPTTransmit register empty flagCRDSet to "1"NCHSelect TxDi pin output mode (Note 2)CKPOLSet to "0"UFORMSet to "0"UIC1TERESet this bit to "1" to enable transmissionT1Transmit buffer empty flagRESet this bit to "1" to enable receptionRESet this bit to "1" to enable receptionRIV1Select the source of UART2 transmit interruptUISNR0 to 3, 7Set this bit to "1" to use the auto clear function of transmit enable bitSSSelect the transmit start conditionUISMR40 to 7Set to "0"UISMR50 to 7Set to "0"UISMR40 to 7Set to "0"UISMR5Select the transmit start conditionUISMR40 to 7Set to "0"UISMR50 to 7Set to "0"UISMR40 to 7Set to "0"UISMR50 to 7Set to "0"UISMR60 to 7Set to "0"UISMR50 to 7Set to "0"UISMR60 to 7Set to "0"UISMR50 to 7Set to "0"UISMR60 to 7Set to "0"UISMR70 to 7Set to "0"UISMR60 to 7Set to "0"<		PRYE	Set to "0"
UIC0CLK1, CLK0Select the count source for the UiBRG registerCRSInvalid because CRD=1TXEPTTransmit register empty flagCRDSet to "1"NCHSelect TxD ip in output mode (Note 2)CKPOLSet to "0"UFORMSet to "0"UFORMSet this bit to "1" to enable transmissionT1Transmit buffer empty flagRESet this bit to "1" to enable receptionRESet this bit to "1" to enable receptionUIRN (Note 1)Select the source of UART2 transmit interruptUIRN (Note 1)Select the source of UART2 transmit interruptUISMR0 to 3, 7ABSCSSelect the sampling timing at which to detect a bus collisionACSESet this bit to "1" to use the auto clear function of transmit enable bitUISMR0 to 7Set to "0"UISMR0 to 7Set to "0"USMR0 to 7Set to "0"USMR0 to 7Set to "0"UISMR0 to 7Set to "0"USMR0 to 7Set to "0"USMR0 to 7Set to "0"USMR0 to 7Se		IOPOL	Select the TxD/RxD input/output polarity
CRSInvalid because CRD=1TXEPTTransmit register empty flagCRDSet to "1"NCHSelect TXDi pin output mode (Note 2)CKPOLSet to "0"UFORMSet to "0"TESet this bit to "1" to enable transmissionTITransmit buffer empty flagRESet this bit to "1" to enable receptionRIReception complete flagUICHSet to "0"UIRM (Note 1), UILCH, UIERESet to "0"UISMR0 to 3, 7Set co "0"Set to "0"UISMR20 to 7Set this bit to "1" to use the auto clear function of transmit enable bit SSSSSSSelect the transmit start conditionUISMR40 to 7UISMR40 to 7UISMR40 to 7Set to "0"UISMR40 to 7Set to "0"UISMR5Select the source of UART0/UART1 transmit interruptUORRM, U1RRMSet to "0"UORRM, U1RRMSet	UiC0	CLK1, CLK0	Select the count source for the UiBRG register
TXEPTTransmit register empty flagCRDSet to "1"CRDSet to "1"NCHSelect TXDi pin output mode (Note 2)CKPOLSet to "0"UFORMSet to "0"TESet this bit to "1" to enable transmissionTITransmit buffer empty flagRESet this bit to "1" to enable receptionRIReception complete flagUICH, UIERESet to "0"UISMR0 to 3, 7Set to "0"MASCSSelect the sampling timing at which to detect a bus collisionASSSelect the transmit start conditionUISMR20 to 7Set to "0"UISMR40 to 7Set to "0"UISMR5Select the source of UART0/UART1 transmit interruptUCONU0RRM, U1RRMSet to "0"UCONCLKMD0INARIMSet to "0"		CRS	Invalid because CRD=1
CRDSet to "1"NCHSelect TxDi pin output mode (Note 2)CKPOLSet to "0"UFORMSet to "0"UIC1TESet this bit to "1" to enable transmissionTITransmit buffer empty flagRESet this bit to "1" to enable receptionRIReception complete flagUIRN (Note 1),Set to "0"UISMR0 to 3, 7Set to "0"UISMR20 to 7, 7Set this bit to "1" to use the auto clear function of transmit enable bitUISMR30 to 7Set to "0"UISMR40 to 7UISMR40 to 7Set to "0"UISMR40 to 7Set to "0"UISMR40 to 7Set to "0"UISMR30 to 7Set to "0"UISMR40 to 7Set to "0"UISMR4IFSR26, IFSR27Set to "0"UCONUORRM, U1RRMSelect the source of UARTO/UART1 transmit interruptUORRM, U1RRMSet to "0"CLKMD0Invalid because CLKMD1 = 0INVALInvalid because CLKMD1 = 0		TXEPT	Transmit register empty flag
NCHSelect TxDi pin output mode (Note 2)CKPOLSet to "0"UFORMSet to "0"UIC1TESet this bit to "1" to enable transmissionTITransmit buffer empty flagRESet this bit to "1" to enable receptionRIReception complete flagUIRN (Note 1),Set to "0"UICH, UIERESet the source of UART2 transmit interruptUISMR0 to 3, 7Set co "0"ABSCSSelect the sampling timing at which to detect a bus collisionASSSelect the transmit start conditionUISMR20 to 7Set to "0"UISMR30 to 7Set to "0"UISMR40 to 7Set to "0"UISMR5Select the source of UART2 transmit interruptUISMR40 to 7Set to "0"UISMR5Select the sampling timing at which to detect a bus collisionASSSelect the transmit start conditionUISMR40 to 7Set to "0"UISMR51 to "0"UISMR4I to 7Set to "0"UCONUORS, U1IRSSelect the source of UART0/UART1 transmit interruptUCORUORRM, U1RRMSet to "0"UCONUORRM, U1RRMSet to "0"UCONUORRM, U1RRMSet to "0"UCONUORRM, U1RRMSet to "0"UCONUORRM, U1RRMSet to "0"UCONUNAID Coause CLKMD1 = 0UNAID COAUSEENAIDUNAID COAUSE </td <td></td> <td>CRD</td> <td>Set to "1"</td>		CRD	Set to "1"
CKPOLSet to "0"UFORMSet to "0"UIC1TESet this bit to "1" to enable transmissionTITransmit buffer empty flagRESet this bit to "1" to enable receptionRIReception complete flagU2IRS (Note 1)Select the source of UART2 transmit interruptUIRM (Note 1), UILCH, UIERESet to "0"ABSCSSelect the sampling timing at which to detect a bus collisionACSESelect the transmit start conditionUISMR20 to 7Set to "0"UISMR30 to 7Set to "0"UISMR40 to 7Set to "0"UISMR5IFSR26, IFSR27Set to "0"UCONUOIRS, U1IRSSelect the source of UART0/UART1 transmit interruptUCONU0IRS, U1IRSSelect the source of UART0/UART1 transmit interruptUCONU0IRS, U1IRSSelect the source of UART0/UART1 transmit interruptUCONU0IRS, U1IRSSelect the source of UART0/UART1 transmit interruptUCRM, U1RRMSet to "0"UCRM, U1RRMSet to "0"		NCH	Select TxDi pin output mode (Note 2)
UFORMSet to "0"UIC1TESet this bit to "1" to enable transmissionTITransmit buffer empty flagRESet this bit to "1" to enable receptionRIReception complete flagU2IRS (Note 1)Select the source of UART2 transmit interruptUIRRM (Note 1),Set to "0"UICH, UIERESet to "0"UISMR0 to 3, 7Set to "0"ABSCSSelect the sampling timing at which to detect a bus collisionACSESet to "0"UISMR20 to 7Set to "0"UISMR30 to 7Set to "0"UISMR40 to 7Set to "0"UISMR5IFSR26, IFSR27Set to "0"UISMR40 to 7Set to "0"UISMR5O to 7Set to "0"UISMR40 to 7Set to "0"UCONU0IRS, U1IRSSelect the source of UART0/UART1 transmit interruptUCONCLKMD0Invalid because CLKMD1 = 0		CKPOL	Set to "0"
UiC1TESet this bit to "1" to enable transmissionT1Transmit buffer empty flagRESet this bit to "1" to enable receptionRIReception complete flagU2IRS (Note 1)Select the source of UART2 transmit interruptUiRRM (Note 1),Set to "0"UiLCH, UIERE0 to 3, 7Set to "0"ABSCSSelect the sampling timing at which to detect a bus collisionACSESet this bit to "1" to use the auto clear function of transmit enable bitUISMR20 to 7Set to "0"UISMR30 to 7Set to "0"UISMR40 to 7Set to "0"UISMR40 to 7Set to "0"UISMR40 to 7Set to "0"UISMR4IFSR26, IFSR27Set to "1"UCONU0IRS, U1IRSSelect the source of UART0/UART1 transmit interruptUORRM, U1RRMSet to "0"UCONCLKMD0Invalid because CLKMD1 = 0		UFORM	Set to "0"
Image: Figure	UiC1	TE	Set this bit to "1" to enable transmission
RESet this bit to "1" to enable receptionRIReception complete flagU2IRS (Note 1)Select the source of UART2 transmit interruptUIRRM (Note 1), UILCH, UIERESet to "0"0 to 3, 7Set to "0"ABSCSSelect the sampling timing at which to detect a bus collisionACSESelect the sampling timing at which to detect a bus collisionVISMR0 to 7Set to "0"UISMR20 to 7Set to "0"UISMR30 to 7Set to "0"UISMR40 to 7Set to "0"UISMR50 to 7Set to "0"UISMR40 to 7Set to "0"UISMR50 to 7Set to "0"UISMR40 to 7Set to "0"UISMR50 to 7Set to "0"UISMR40 to 7Set to "0"UISMR5U0IRS, U1IRSSelect the source of UART0/UART1 transmit interruptUCONU0IRS, U1IRSSelect the source of UART0/UART1 transmit interruptUCONCLKMD0Invalid because CLKMD1 = 0		TI	Transmit buffer empty flag
RIReception complete flagU2IRS (Note 1)Select the source of UART2 transmit interruptUIRRM (Note 1),Set to "0"UICH, UIERE		RE	Set this bit to "1" to enable reception
U2IRS (Note 1)Select the source of UART2 transmit interruptUiRRM (Note 1), UiLCH, UiERESet to "0"UiSMR ABSCS0 to 3, 7Set to "0"ABSCSSelect the sampling timing at which to detect a bus collisionACSESet this bit to "1" to use the auto clear function of transmit enable bitUSMR20 to 7Set to "0"UISMR30 to 7Set to "0"UISMR40 to 7Set to "0"UISMR5IFSR26, IFSR27Set to "1"UCONU0IRS, U1IRSSelect the source of UART0/UART1 transmit interruptUORRM, U1RRMSet to "0"UIRRM, U1RRMSet to "0"UIRRMSet to "0"		RI	Reception complete flag
UiRRM (Note 1), UiLCH, UiERESet to "0"UiSMR0 to 3, 7Set to "0"ABSCSSelect the sampling timing at which to detect a bus collisionACSESet this bit to "1" to use the auto clear function of transmit enable bitSSSelect the transmit start conditionUiSMR20 to 7Set to "0"UiSMR30 to 7Set to "0"UiSMR40 to 7Set to "0"UISMR4IFSR26, IFSR27Set to "0"UCONUOIRS, U1IRSSelect the source of UART0/UART1 transmit interruptUORRM, U1RRMSet to "0"CLKMD0Invalid because CLKMD1 = 0		U2IRS (Note 1)	Select the source of UART2 transmit interrupt
UILCH, UIEREUISMR ABSCS0 to 3, 7Set to "0"ABSCSSelect the sampling timing at which to detect a bus collisionACSESet this bit to "1" to use the auto clear function of transmit enable bitSSSelect the transmit start conditionUISMR20 to 7Set to "0"UISMR30 to 7Set to "0"UISMR40 to 7Set to "0"IFSR2AIFSR26, IFSR27Set to "0"UCONU0IRS, U1IRSSelect the source of UART0/UART1 transmit interruptUORRM, U1RRMSet to "0"CLKMD0Invalid because CLKMD1 = 0		UiRRM (Note 1),	Set to "0"
UiSMR Parameter0 to 3, 7Set to "0"ABSCSSelect the sampling timing at which to detect a bus collisionACSESet this bit to "1" to use the auto clear function of transmit enable bitSSSelect the transmit start conditionUiSMR20 to 7Set to "0"UiSMR30 to 7Set to "0"UiSMR40 to 7Set to "0"IFSR2AIFSR26, IFSR27Set to "0"UCONU0IRS, U1IRSSelect the source of UART0/UART1 transmit interruptUORRM, U1RRMSet to "0"CLKMD0Invalid because CLKMD1 = 0		UiLCH, UiERE	
ABSCS Select the sampling timing at which to detect a bus collision ACSE Set this bit to "1" to use the auto clear function of transmit enable bit SSS Select the transmit start condition UISMR2 0 to 7 Set to "0" UISMR3 0 to 7 Set to "0" UISMR4 0 to 7 Set to "0" IFSR2A IFSR26, IFSR27 Set to "1" UCON U0IRS, U1IRS Select the source of UART0/UART1 transmit interrupt U0RRM, U1RRM Set to "0"	UiSMR	0 to 3, 7	Set to "0"
ACSESet this bit to "1" to use the auto clear function of transmit enable bitSSSSelect the transmit start conditionUISMR20 to 7Set to "0"UISMR30 to 7Set to "0"UISMR40 to 7Set to "0"IFSR2AIFSR26, IFSR27Set to "1"UCONU0IRS, U1IRSSelect the source of UART0/UART1 transmit interruptU0RRM, U1RRMSet to "0"CLKMD0Invalid because CLKMD1 = 0		ABSCS	Select the sampling timing at which to detect a bus collision
SSS Select the transmit start condition UiSMR2 0 to 7 Set to "0" UiSMR3 0 to 7 Set to "0" UiSMR4 0 to 7 Set to "0" IFSR2A IFSR26, IFSR27 Set to "1" UCON U0IRS, U1IRS Select the source of UART0/UART1 transmit interrupt UCON CLKMD0 Invalid because CLKMD1 = 0		ACSE	Set this bit to "1" to use the auto clear function of transmit enable bit
UiSMR2 0 to 7 Set to "0" UiSMR3 0 to 7 Set to "0" UiSMR4 0 to 7 Set to "0" IFSR2A IFSR26, IFSR27 Set to "1" UCON UOIRS, U1IRS Select the source of UART0/UART1 transmit interrupt UORRM, U1RRM Set to "0" CLKMD0 Invalid because CLKMD1 = 0		SSS	Select the transmit start condition
UiSMR3 0 to 7 Set to "0" UiSMR4 0 to 7 Set to "0" IFSR2A IFSR26, IFSR27 Set to "1" UCON U0IRS, U1IRS Select the source of UART0/UART1 transmit interrupt UORRM, U1RRM Set to "0" CLKMD0 Invalid because CLKMD1 = 0	UiSMR2	0 to 7	Set to "0"
UiSMR4 0 to 7 Set to "0" IFSR2A IFSR26, IFSR27 Set to "1" UCON U0IRS, U1IRS Select the source of UART0/UART1 transmit interrupt UORRM, U1RRM Set to "0" CLKMD0 Invalid because CLKMD1 = 0	UiSMR3	0 to 7	Set to "0"
IFSR2A IFSR26, IFSR27 Set to "1" UCON U0IRS, U1IRS Select the source of UART0/UART1 transmit interrupt U0RRM, U1RRM Set to "0" CLKMD0 Invalid because CLKMD1 = 0	UiSMR4	0 to 7	Set to "0"
UCON U0IRS, U1IRS Select the source of UART0/UART1 transmit interrupt U0RRM, U1RRM Set to "0" CLKMD0 Invalid because CLKMD1 = 0	IFSR2A	IFSR26, IFSR27	Set to "1"
U0RRM, U1RRM Set to "0" CLKMD0 Invalid because CLKMD1 = 0	UCON	U0IRS, U1IRS	Select the source of UART0/UART1 transmit interrupt
CLKMD0 Invalid because CLKMD1 = 0		U0RRM, U1RRM	Set to "0"
		CLKMD0	Invalid because CLKMD1 = 0
CLKMD1,RCSP,7 Set to "0"		CLKMD1,RCSP,7	Set to "0"

Table 2.11.16. Registers to Be Used and Settings in IE Mode

Note 1: Set the U0C0 and U1C1 registers bit 4 and bit 5 to "0". The U0IRS, U1IRS, U0RRM and U1RRM bits are in the UCON register.

Note 2: TxD2 pin is N channel open-drain output. Set the U2C0 register's NCH bit to "0".

Note 3: Not all register bits are described above. Set those bits to "0" when writing to the registers in IEmode. i= 0 to 2

Rev.1.20 Dec 13, 2005 page 146 of 323 REJ03B0095-0100Z



	If ABSCS=0, bus collision is determined at the rising edge of the transfer clock
Transfer clock	
TxDi	
RxDi	Input to TAjiN
Timer Aj	If ABSCS=1, bus collision is determined when timer
Timer Aj: timer A3 whe	en UART0; timer A4 when UART1; timer A0 when UART2
(2) UiSMR registe	r ACSE bit (auto clear of transmit enable bit)
Transfer clock	ST D0 D1 D2 D3 D4 D5 D6 D7 D8 SP
TxDi	
RxDi	
UiBCNIC register IR bit (Note)	/ If ACSE bit = 1 (automatically clear when bus collision occur the TE bit is cleared to "0"
UiC1 register TE bit	(unmatching detected).
Note: BCNIC register v	vhen UART2.
(3) UiSMR register If SSS bit = 0, the	r SSS bit (Transmit start condition select) serial I/O starts sending data one transfer clock cycle after the transmission enable condition is met.
Transfer clock	ST D0 D1 D2 D3 D4 D5 D6 D7 D8 SP
TxDi	
Transn	nission enable condition is met
If SSS bit = 1, the	serial I/O starts sending data at the rising edge (Note 1) of RxDi
CLKi	ST D0 D1 D2 D3 D4 D5 D6 D7 D8 SP
	(Note 2)
TxDi	
TxDi RxDi	

Rev.1.20 Dec 13, 2005 page 147 of 323 REJ03B0095-0100Z

2.11.7 Special Mode 4 (SIM Mode) (UART2)

Based on UART mode, this is an SIM interface compatible mode. Direct and inverse formats can be implemented, and this mode allows to output a low from the TxD2 pin when a parity error is detected. Tables 2.11.17 lists the specifications of SIM mode. Table 2.11.18 lists the registers used in the SIM mode and the register values set.

Table 2.11.17. SIM Mode Specification

Item	Specification
Transfer data format	Direct format
	Inverse format
Transfer clock	 U2MR register's CKDIR bit = "0" (internal clock) : fi/ 16(n+1)
	fi = f1SIO, f2SIO, f8SIO, f32SIO. n: Setting value of U2BRG register 0016 to FF16
	 CKDIR bit = "1" (external clock) : fEXT/16(n+1)
	fEXT: Input from CLK2 pin. n: Setting value of U2BRG register 0016 to FF16
Transmission start condition	Before transmission can start, the following requirements must be met
	 The TE bit of U2C1 register= 1 (transmission enabled)
	 The TI bit of U2C1 register = 0 (data present in U2TB register)
Reception start condition	 Before reception can start, the following requirements must be met
	 The RE bit of U2C1 register= 1 (reception enabled)
	- Start bit detection
Interrupt request	For transmission
generation timing	When the serial I/O finished sending data from the U2TB transfer register (U2IRS bit =1)
(Note 2)	For reception
	When transferring data from the UART2 receive register to the U2RB register (at
	completion of reception)
Error detection	Overrun error (Note 1)
	This error occurs if the serial I/O started receiving the next data before reading the
	U2RB register and received the bit one before the last stop bit of the next data
	Framing error
	This error occurs when the number of stop bits set is not detected
	Parity error
	During reception, if a parity error is detected, parity error signal is output from the
	TxD2 pin.
	During transmission, a parity error is detected by the level of input to the RxD2 pin
	when a transmission interrupt occurs
	• Error sum flag
	This flag is set (= 1) when any of the overrun, framing, and parity errors is encountered

Note 1: If an overrun error occurs, the value of U2RB register will be indeterminate. The IR bit of S2RIC register does not change.

Note 2: A transmit interrupt request is generated by setting the U2C1 register U2IRS bit to "1" (transmission complete) and U2ERE bit to "1" (error signal output) after reset. Therefore, when using SIM mode, be sure to clear the IR bit to "0" (no interrupt request) after setting these bits.

Register	Bit	Function
U2TB(Note)	0 to 7	Set transmission data
U2RB(Note)	0 to 7	Reception data can be read
	OER,FER,PER,SUM	Error flag
U2BRG	0 to 7	Set a transfer rate
U2MR	SMD2 to SMD0	Set to '1012'
	CKDIR	Select the internal clock or external clock
	STPS	Set to "0"
	PRY	Set this bit to "1" for direct format or "0" for inverse format
	PRYE	Set to "1"
	IOPOL	Set to "0"
U2C0	CLK1, CLK0	Select the count source for the U2BRG register
	CRS	Invalid because CRD=1
	TXEPT	Transmit register empty flag
	CRD	Set to "1"
	NCH	Set to "0"
	CKPOL	Set to "0"
	UFORM	Set this bit to "0" for direct format or "1" for inverse format
U2C1	TE	Set this bit to "1" to enable transmission
	TI	Transmit buffer empty flag
	RE	Set this bit to "1" to enable reception
	RI	Reception complete flag
	U2IRS	Set to "1"
	U2RRM	Set to "0"
	U2LCH	Set this bit to "0" for direct format or "1" for inverse format
	U2ERE	Set to "1"
U2SMR(Note)	0 to 3	Set to "0"
U2SMR2	0 to 7	Set to "0"
U2SMR3	0 to 7	Set to "0"
U2SMR4	0 to 7	Set to "0"

Table 2.11.18. Registers to Be Used and Settings in SIM Mode

Note: Not all register bits are described above. Set those bits to "0" when writing to the registers in SIM mode.





Figure 2.11.30. Transmit and Receive Timing in SIM Mode

Rev.1.20 Dec 13, 2005 page 150 of 323 REJ03B0095-0100Z

Figure 2.11.31 shows the example of connecting the SIM interface. Connect TxD2 and RxD2 and apply pull-up.



Figure 2.11.31. SIM Interface Connection

(a) Parity Error Signal Output

The parity error signal is enabled by setting the U2C1 register's U2ERE bit to "1".

• When receiving

The parity error signal is output when a parity error is detected while receiving data. This is achieved by pulling the TxD2 output low with the timing shown in Figure 2.11.32. If the U2RB register is read while outputting a parity error signal, the PER bit is cleared to "0" and at the same time the TxD2 output is returned high.

When transmitting

A transmission-finished interrupt request is generated at the falling edge of the transfer clock pulse that immediately follows the stop bit. Therefore, whether a parity signal has been returned can be determined by reading the port that shares the RxD2 pin in a transmission-finished interrupt service routine.



Figure 2.11.32. Parity Error Signal Output Timing

Rev.1.20 Dec 13, 2005 page 151 of 323 REJ03B0095-0100Z

(b) Format

Direct Format

Set the U2MR register's PRY bit to "1", U2C0 register's UFORM bit to "0" and U2C1 register's U2LCH bit to "0".

Inverse Format

Set the PRY bit to "0", UFORM bit to "1" and U2LCH bit to "1".

Figure 2.11.33 shows the SIM interface format.

(1) Direct forma	ıt
Transfer clcck	
TxD2	"H" D0
	P : Even parity
(2) Inverse forr	nat
Transfer clcck	
TxD2	"H"
	P : Odd parity

Figure 2.11.33. SIM Interface Format



2.11.8 SI/O3 and SI/O4

SI/O3 and SI/O4 are exclusive clock-synchronous serial I/Os.

Figure 2.11.34 shows the block diagram of SI/O3 and SI/O4, and Figure 2.11.35 shows the SI/O3 and SI/O4-related registers.

Table 2.11.19 shows the specifications of SI/O3 and SI/O4.



Figure 2.11.34. SI/O3 and SI/O4 Block Diagram

		Symbol Address S3C 036216 S4C 036616	After reset 010000016 010000016		
	Bit symbol	Bit name	Des	cription	RW
	SMi0	Internal synchronous clock select bit	^{b1 b0} 0 0 : Selecting f1SIO or 0 1 : Selecting f8SIO	f2SIO	RW
· · · · · · · · · · · · · · · · · · ·	SMi1		1 0 : Selecting f32SIO 1 1 : Must not be set.		RW
	SMi2	Souтi output disable bit (Note 4)	0 : Souтi output 1 : Souтi output disable	e(high impedance)	RW
	SMi3	S I/Oi port select bit	0 : Input/output port 1 : Souтi output, CLKi f	unction	RW
<u> </u>	SMi4	CLK polarity select bit	 0 : Transmit data is output transfer clock and recrising edge 1 : Transmit data is output transfer clock and recrister clock and	It at falling edge of eive data is input at It at rising edge of eive data is input at	RW
	SMi5	Transfer direction select bit	0 : LSB first 1 : MSB first		RW
i	SMi6	Synchronous clock select bit	0 : External clock (Note 1 : Internal clock (Note	e 2) e 3)	RW
	SMi7	Sou⊤i initial value set bit	Effective when SMi3 = 0 : "L" output	0	RW
ote 1: Make sure this reg (write enable). ote 2: Set the SMi3 bit to ote 3: Set the SMi3 bit to ote 4: When the SMi2 bit pin is being used.	ster is wri "1" and th "1" (Souti is set to "'	tten to by the next instruction te corresponding port direct i output, CLKi function). 1", the target pin goes to a	on after setting the PRCF tion bit to "0" (input mode high-impedance state ree	R register's PRC2 bit to e). gardless of which funct	"1" ion of th
te 1: Make sure this reg (write enable). te 2: Set the SMi3 bit to te 3: Set the SMi3 bit to te 4: When the SMi2 bit pin is being used. (Oi bit rate genera)	ister is wri "1" and th "1" (Souti is set to " Cor (i = 3	tten to by the next instruction re corresponding port direct i output, CLKi function). 1", the target pin goes to a 3, 4) (Notes 1, 2) Symbol A S3BPG A	ddress After	R register's PRC2 bit to e). gardless of which funct reset	"1"
te 1: Make sure this reg (write enable). te 2: Set the SMi3 bit to te 3: Set the SMi3 bit to te 4: When the SMi2 bit pin is being used. Oi bit rate generat	ster is wri "1" and th "1" (Soυτi is set to " cor (i = 3	tten to by the next instruction te corresponding port direct i output, CLKi function). 1", the target pin goes to a 3, 4) (Notes 1, 2) Symbol A S3BRG C S4BRG C	ddress After Nafter setting the PRCF	R register's PRC2 bit to e). gardless of which funct reset minate minate	"1"
te 1: Make sure this reg (write enable). te 2: Set the SMi3 bit to te 3: Set the SMi3 bit to te 4: When the SMi2 bit pin is being used. Oi bit rate generat	ster is wri "1" and th "1" (Souti is set to " cor (i = 3	tten to by the next instruction te corresponding port direct i output, CLKi function). 1", the target pin goes to a 3, 4) (Notes 1, 2) Symbol A S3BRG C S4BRG C Description	on after setting the PRCF tion bit to "0" (input mode high-impedance state reg ddress After 036316 Indeter 036716 Indeter	R register's PRC2 bit to e). gardless of which funct reset minate minate Setting range	ion of th
te 1: Make sure this reg (write enable). te 2: Set the SMi3 bit to te 3: Set the SMi3 bit to te 4: When the SMi2 bit pin is being used. Oi bit rate generat	ster is wri "1" and th "1" (Souri is set to " cor (i = 3 Assuming source b	tten to by the next instruction te corresponding port direct i output, CLKi function). 1", the target pin goes to a l 3, 4) (Notes 1, 2) Symbol A S3BRG C S4BRG C Description g that set value = n, BRGi of y n + 1	bon after setting the PRCF tion bit to "0" (input mode high-impedance state reg ddress After 136316 Indeter 136716 Indeter	R register's PRC2 bit to e). gardless of which funct reset minate <u>Setting range</u> 0016 to FF16	"1" ion of th RW WO
te 1: Make sure this reg (write enable). te 2: Set the SMi3 bit to te 3: Set the SMi3 bit to te 4: When the SMi2 bit pin is being used. Oi bit rate generat bo	ster is wri "1" and th "1" (Sourri is set to " cor (i = 3 Assuming source by er while secon to write	tten to by the next instruction te corresponding port direct i output, CLKi function). 1", the target pin goes to a 3, 4) (Notes 1, 2) Symbol A S3BRG (C S4BRG (C Description g that set value = n, BRG of y n + 1 trial I/O is neither transmitting to this register.	on after setting the PRCF tion bit to "0" (input mode high-impedance state reg ddress After 136316 Indeter 136716 Indeter divides the count	R register's PRC2 bit to e). gardless of which funct reset minate Setting range 0016 to FF16	"1" ion of th RW WO
te 1: Make sure this reg (write enable). te 2: Set the SMi3 bit to te 3: Set the SMi3 bit to te 4: When the SMi2 bit pin is being used. Oi bit rate genera bo Oi bit rate genera bo to 1: Write to this register te 1: Write to this register to 2: Use MOV instruction	ster is wri "1" and th "1" (Souri is set to " cor (i = 3 Assuming source by er while secon to write e register	tten to by the next instruction te corresponding port direct i output, CLKi function). 1", the target pin goes to a l 3, 4) (Notes 1, 2) Symbol A S3BRG C S4BRG C Description g that set value = n, BRG i y n + 1 erial I/O is neither transmitti- to this register. er (i = 3, 4) (Note 1,	bon after setting the PRCF tion bit to "0" (input mode high-impedance state reg ddress After 136316 Indeter 136716 Indeter divides the count ng nor receiving.	R register's PRC2 bit to a). gardless of which funct reset minate Setting range 0016 to FF16	"1" ion of th RW WO
te 1: Make sure this reg (write enable). te 2: Set the SMi3 bit to te 3: Set the SMi3 bit to te 4: When the SMi2 bit pin is being used. Oi bit rate genera bo Oi bit rate genera bo	Assuming source by row to write e registe	tten to by the next instruction te corresponding port direct i output, CLKi function). 1", the target pin goes to a 3, 4) (Notes 1, 2) Symbol A S3BRG C Description g that set value = n, BRG of y n + 1 trial I/O is neither transmitti to this register. er (i = 3, 4) (Note 1, Symbol A	2) ddress After ddress After ddress After ddress Indeter divides the count ng nor receiving. 2) ddress After	R register's PRC2 bit to e). gardless of which funct reset minate Setting range 0016 to FF16	"1" ion of th RW WO
te 1: Make sure this reg (write enable). te 2: Set the SMi3 bit to te 3: Set the SMi2 bit pin is being used. Oi bit rate general bo (Oi transmit/receiv bo	Assuming source by er while se e registe	tten to by the next instruction te corresponding port direct i output, CLKi function). 1", the target pin goes to a l 3, 4) (Notes 1, 2) Symbol A S3BRG C Description g that set value = n, BRGi C y n + 1 rial I/O is neither transmitti to this register. er (i = 3, 4) (Note 1, Symbol A S3TRR C S4TRR C	2) ddress After 136316 Indeter 136316 Indeter 136716 Indeter divides the count ng nor receiving. 2) ddress After 136016 Indeter 136016 Indeter 136016 Indeter	R register's PRC2 bit to e). gardless of which funct reset minate Setting range 0016 to FF16 reset minate minate	"1" ion of th RW WO
te 1: Make sure this reg (write enable). te 2: Set the SMi3 bit to te 3: Set the SMi3 bit to te 4: When the SMi2 bit pin is being used. (Oi bit rate generation) (Oi transmit/receiv) (Di transmit/receiv)	ster is wri "1" and th "1" (Sourri is set to " cor (i = 3 Assuming source by er while set on to write e register]	tten to by the next instruction te corresponding port direct i output, CLKi function). 1", the target pin goes to a l 3, 4) (Notes 1, 2) Symbol A S3BRG C Description g that set value = n, BRGi of y n + 1 orial I/O is neither transmittion to this register. er (i = 3, 4) (Note 1, Symbol A S3TRR C S4TRR C	bon after setting the PRCF tion bit to "0" (input mode high-impedance state reg ddress After 136316 Indeter 136716 Indeter divides the count ng nor receiving. 2) ddress After 136016 Indeter 136016 Indeter 136416 Indeter	R register's PRC2 bit to a). gardless of which funct reset minate Setting range 0016 to FF16 reset minate minate	"1" ion of th RW WO
te 1: Make sure this reg (write enable). te 2: Set the SMi3 bit to te 3: Set the SMi3 bit to te 4: When the SMi2 bit pin is being used. (Oi bit rate general bo (Oi bit rate general bo (Oi transmit/receiv bo	ster is wri "1" and th "1" (Sourri is set to " cor (i = 3 Assuming source by er while set on to write e registe Transmis transmis	tten to by the next instruction te corresponding port direct i output, CLKi function). 1", the target pin goes to a 3, 4) (Notes 1, 2) Symbol A S3BRG (C S4BRG (C) Description g that set value = n, BRG (C) y n + 1 trial I/O is neither transmitti to this register. er (i = 3, 4) (Note 1, Symbol A S3TRR (C) S4TRR (C) S4TRR (C)	bon after setting the PRCF tion bit to "0" (input mode high-impedance state reg ddress After 136316 Indeter 136716 Indeter divides the count ng nor receiving. 2) ddress After 136016 Indeter 136016 Indeter 136416 Indeter Description titing transmit data to this eption data can be read	R register's PRC2 bit to applied by the second sec	"1" ion of th RW WO
bet 1: Make sure this reg (write enable). bet 2: Set the SMi3 bit to bet 3: Set the SMi3 bit to bet 4: When the SMi2 bit pin is being used. /Oi bit rate generation botone 1: Write to this registed botone 2: Use MOV instruction /Oi transmit/receiv botone 1: Write to this registed te 1: Write to this registed te 1: Write to this registed botone 2: To receive data, see	Assuming source by rom to write e registe Transmis transmis	tten to by the next instruction te corresponding port direct i output, CLKi function). 1", the target pin goes to a l 3, 4) (Notes 1, 2) Symbol A S3BRG C Description g that set value = n, BRGi C y n + 1 rrial I/O is neither transmitti to this register. er (i = 3, 4) (Note 1, Symbol A S3TRR C S4TRR C S4TRR C	bon after setting the PRCF tion bit to "0" (input mode high-impedance state reg ddress After 136316 Indeter 136716 Indeter divides the count ang nor receiving. 2) ddress After 136016 Indeter 136016 Indeter 136016 Indeter 136416 Indeter 136416 Indeter 136416 Indeter 136416 Indeter 136416 Indeter 136416 Indeter 136416 Indeter	R register's PRC2 bit to e). gardless of which funct reset minate Setting range 0016 to FF16 reset minate minate register. After by reading this register e).	"1" ion of th RW WO

Rev.1.20 Dec 13, 2005 page 154 of 323 RENESAS REJ03B0095-0100Z

Item	Specification		
Transfer data format	Transfer data length: 8 bits		
Transfer clock	• SiC (i=3, 4) register's SMi6 bit = "1" (internal clock) : fi/ 2(n+1)		
	fj = f1SIO, f8SIO, f32SIO. n=Setting value of SiBRG register 0016 to FF16.		
	• SMi6 bit = "0" (external clock) : Input from CLKi pin (Note 1)		
Transmission/reception	Before transmission/reception can start, the following requirements must be met		
start condition	Write transmit data to the SiTRR register (Notes 2, 3)		
Interrupt request	• When SiC register's SMi4 bit = 0		
generation timing	The rising edge of the last transfer clock pulse (Note 4)		
	• When SMi4 = 1		
	The falling edge of the last transfer clock pulse (Note 4)		
CLKi pin fucntion	I/O port, transfer clock input, transfer clock output		
SOUTI pin function	I/O port, transmit data output, high-impedance		
SINi pin function	I/O port, receive data input		
Select function	LSB first or MSB first selection		
	Whether to start sending/receiving data beginning with bit 0 or beginning with bit 7		
	can be selected		
	• Function for setting an SOUTi initial value set function		
	When the SiC register's SMi6 bit = 0 (external clock), the SOUTi pin output level while		
	not tranmitting can be selected.		
	CLK polarity selection		
	Whether transmit data is output/input timing at the rising edge or falling edge of		
	transfer clock can be selected.		

Table 2.11.19. SI/O3 and SI/O4 Specifications

Note 1: To set the SiC register's SMi6 bit to "0" (external clock), follow the procedure described below.

• If the SiC register's SMi4 bit = 0, write transmit data to the SiTRR register while input on the CLKi pin is high. The same applies when rewriting the SiC register's SMi7 bit.

• If the SMi4 bit = 1, write transmit data to the SiTRR register while input on the CLKi pin is low. The same applies when rewriting the SMi7 bit.

• Because shift operation continues as long as the transfer clock is supplied to the SI/Oi circuit, stop the transfer clock after supplying eight pulses. If the SMi6 bit = 1 (internal clock), the transfer clock automatically stops.

- Note 2: Unlike UART0 to UART2, SI/Oi (i = 3 to 4) is not separated between the transfer register and buffer. Therefore, do not write the next transmit data to the SiTRR register during transmission.
- Note 3: When the SiC register's SMi6 bit = 1 (internal clock), SOUTi retains the last data for a 1/2 transfer clock period after completion of transfer and, thereafter, goes to a high-impedance state. However, if transmit data is written to the SiTRR register during this period, SOUTi immediately goes to a high-impedance state, with the data hold time thereby reduced.
- Note 4: When the SiC register's SMi6 bit = 1 (internal clock), the transfer clock stops in the high state if the SMi4 bit = 0, or stops in the low state if the SMi4 bit = 1.



(a) SI/Oi Operation Timing

Figure 2.11.36 shows the SI/Oi operation timing



Figure 2.11.36. SI/Oi Operation Timing

(b) CLK Polarity Selection

The SiC register's SMi4 bit allows selection of the polarity of the transfer clock. Figure 2.11.37 shows the polarity of the transfer clock.

(1) when		
CLKi		(Note 2)
SINi	<u>D0 D1 D2</u> D3 D4 D5 D6 D7	
SOUTi	1×10^{4} D1 1×10^{2} D3 1×10^{4} D5 10^{6} D7	
(2) When	SiC register's SMi4 bit = "1"	
CLKi		(Note 3)
SINi	<u>D0 D1 D2 D3 D4 D5 D6 D7</u>	
SOUTi	100 $D1$ 02 $D3$ $D4$ $D5$ $D6$ $D7$	
i=3 and 4		
Note 1: This	diagram applies to the case where the SiC register bits are s $5-0$ (LSR first) and SM(6-1 (integral clock)	set as follows:
Note 2: Whe	en the SMi6 bit=1 (internal clock), a high level is output from t	he CLKi
pin Note 3: Whe	if not transferring data. en the SMi6 bit=1 (internal clock), a low level is output from th	ne CLKi
	if not transferring data	

Figure 2.11.37. Polarity of Transfer Clock

Rev.1.20 Dec 13, 2005 page 156 of 323 REJ03B0095-0100Z

(c) Functions for Setting an SOUTI Initial Value

If the SiC register's SMi6 bit = 0 (external clock), the SOUTi pin output can be fixed high or low when not transferring. Figure 2.11.38 shows the timing chart for setting an SOUTi initial value and how to set it.



Figure 2.11.38. SOUTI's Initial Value Setting



2.12 A-D Converter

The microcomputer contains one A-D converter circuit based on 8-bit successive approximation method configured with a capacitive-coupling amplifier. The analog inputs share the pins with P100 to P107, P95 and P96. Similarly, $\overline{\text{ADTRG}}$ input shares the pin with P97. Therefore, when using these inputs, make sure the corresponding port direction bits are set to "0" (= input mode).

When not using the A-D converter, set the VCUT bit to "0" (= Vref unconnected), so that no current will flow from the VREF pin into the resistor ladder, helping to reduce the power consumption of the chip. The A-D conversion result is stored in the ADi register bits for ANi pins (i = 0 to 7).

Table 2.12.1 shows the performance of the A-D converter. Figure 2.12.1 shows the block diagram of the A-D converter, and Figures 2.12.2 and 2.12.3 show the A-D converter-related registers.

Item	Performance
Method of A-D conversion	Successive approximation (capacitive coupling amplifier)
Analog input voltage (Note 1)	0V to AVcc (Vcc)
Operating clock ϕ AD (Note 2)	fAD/divide-by-2 of fAD/divide-by-3 of fAD/divide-by-4 of fAD/divide-by-6 of
	fAD/divide-by-12 of fAD
Resolution	8-bit
Integral nonlinearity error	When AVCC = VREF = 5V
	With 8-bit resolution: ±3LSB
	- ANEX0 and ANEX1 input (including mode in which external operation
	amp is connected) : ±4LSB
Operating modes	One-shot mode, repeat mode, single sweep mode, repeat sweep mode 0,
	and repeat sweep mode 1
Analog input pins	8 pins (ANo to AN7) + 2 pins (ANEX0 and ANEX1)
A-D conversion start condition	Software trigger
	The ADCON0 register's ADST bit is set to "1" (A-D conversion starts)
	External trigger (retriggerable)
	Input on the ADTRG pin changes state from high to low after the ADST bit is
	set to "1" (A-D conversion starts)
Conversion speed per pin	Without sample and hold function
	8-bit resolution: 49 (AD cycles
	With sample and hold function
	8-bit resolution: 28 ØAD cycles
Note 1: Does not depend on us	e of sample and hold function.

Table 2.12.1. Performance of A-D Converter

Note 2: The fAD frequency must be 10 MHz or less.

Without sample-and-hold function, limit the fAD frequency to 250kHz or more.

With the sample and hold function, limit the fAD frequency to 1MHz or more.





Rev.1.20 Dec 13, 2005 page 159 of 323 REJ03B0095-0100Z



Rev.1.20 Dec 13, 2005 page 160 of 323 REJ03B0095-0100Z



Figure 2.12.3. ADCON2 Register, and AD0 to AD7 Registers

Rev.1.20 Dec 13, 2005 page 161 of 323 REJ03B0095-0100Z

(1) One-shot Mode

In this mode, the input voltage on one selected pin is A-D converted once. Table 2.12.2 shows the specifications of one-shot mode. Figure 2.12.4 shows the ADCON0 to ADCON1 registers in one-shot mode.

Table 2.12.2. One-shot Mode Specifications

Item	Specification
Function	The input voltage on one pin selected by the ADCON0 register's CH2 to CH0
	bits and the ADCON1 register's OPA1 to OPA0 bits is A-D converted once.
A-D conversion start condition	 When the ADCON0 register's TRG bit is "0" (software trigger)
	The ADCON0 register's ADST bit is set to "1" (A-D conversion starts)
	When the TRG bit is "1" (ADTRG trigger)
	Input on the ADTRG pin changes state from high to low after the ADST bit is
	set to "1" (A-D conversion starts)
A-D conversion stop condtision	• Completion of A-D conversion (If a software trigger is selected, the ADST bit
	is cleared to "0" (A-D conversion halted).)
	• Set the ADST bit to "0"
Interrupt request generation timing	Completion of A-D conversion
Analog input pin	Select one pin from ANo to AN7, ANEX0 to ANEX1
Reading of result of A-D converter	Read one of the AD0 to AD7 registers that corresponds to the selected pin





Figure 2.12.4. ADCON0 Register and ADCON1 Register (One-shot Mode)

(2) Repeat mode

In this mode, the input voltage on one selected pin is A-D converted repeatedly. Table 2.12.3 shows the specifications of repeat mode. Figure 2.12.5 shows the ADCON0 to ADCON1 registers in repeat mode.

Item	Specification
Function	The input voltage on one pin selected by the ADCON0 register's CH2 to CH0
	bits and the ADCON1 register's OPA1 to OPA0 bits is A-D converted
	repeatdly.
A-D conversion start condition	 When the ADCON0 register's TRG bit is "0" (software trigger)
	The ADCON0 register's ADST bit is set to "1" (A-D conversion starts)
	When the TRG bit is "1" (ADTRG trigger)
	Input on the $\overline{\text{ADTRG}}$ pin changes state from high to low after the ADST bit is
	set to "1" (A-D conversion starts)
A-D conversion stop condtision	Set the ADST bit to "0" (A-D conversion halted)
Interrupt request generation timing	None generated
Analog input pin	Select one pin from ANo to AN7, ANEX0 to ANEX1
Reading of result of A-D converter	Read one of the AD0 to AD7 registers that corresponds to the selected pin

Table 2.12.3. Repeat Mode Specifications





Figure 2.12.5. ADCON0 Register and ADCON1 Register (Repeat Mode)

(3) Single Sweep Mode

In this mode, the input voltages on selected pins are A-D converted, one pin at a time. Table 2.12.4 shows the specifications of single sweep mode. Figure 2.12.6 shows the ADCON0 to ADCON1 registers in single sweep mode.

	Table 2.12.4.	Single Sweep	Mode Specifications
--	---------------	--------------	---------------------

Item	Specification
Function	The input voltages on pins selected by the ADCON1 register's SCAN1 to
	SCAN0 bits are A-D converted, one pin at a time.
A-D conversion start condition	 When the ADCON0 register's TRG bit is "0" (software trigger)
	The ADCON0 register's ADST bit is set to "1" (A-D conversion starts)
	When the TRG bit is "1" (ADTRG trigger)
	Input on the ADTRG pin changes state from high to low after the ADST bit is
	set to "1" (A-D conversion starts)
A-D conversion stop condtision	• Completion of A-D conversion (If a software trigger is selected, the ADST bit
	is cleared to "0" (A-D conversion halted).)
	• Set the ADST bit to "0"
Interrupt request generation timing	Completion of A-D conversion
Analog input pin	Select from ANo to AN1 (2 pins), ANo to AN3 (4 pins), ANo to AN5 (6 pins), ANo
	to AN7 (8 pins)
Reading of result of A-D converter	Read one of the AD0 to AD7 registers that corresponds to the selected pin





Figure 2.12.6. ADCON0 Register and ADCON1 Register (Single Sweep Mode)

Rev.1.20 Dec 13, 2005 page 167 of 323 REJ03B0095-0100Z

(4) Repeat Sweep Mode 0

In this mode, the input voltages on selected pins are A-D converted repeatedly. Table 2.12.5 shows the specifications of repeat sweep mode 0. Figure 2.12.7 shows the ADCON0 to ADCON1 registers in repeat sweep mode 0.

Table 2.12.5.	Repeat	Sweep	Mode	0	Specifications
---------------	--------	-------	------	---	-----------------------

ltem	Specification
Function	The input voltages on pins selected by the ADCON1 register's SCAN1 to
	SCAN0 bits are A-D converted repeatdly.
A-D conversion start condition	 When the ADCON0 register's TRG bit is "0" (software trigger)
	The ADCON0 register's ADST bit is set to "1" (A-D conversion starts)
	 When the TRG bit is "1" (ADTRG trigger)
	Input on the ADTRG pin changes state from high to low after the ADST bit is
	set to "1" (A-D conversion starts)
A-D conversion stop condtision	Set the ADST bit to "0" (A-D conversion halted)
Interrupt request generation timing	None generated
Analog input pin	Select from ANo to AN1 (2 pins), ANo to AN3 (4 pins), ANo to AN5 (6 pins), ANo
	to AN7 (8 pins)
Reading of result of A-D converter	Read one of the AD0 to AD7 registers that corresponds to the selected pin



b5 b4 b3 b2 b1 b0 1 </th <th>Symbol ADCON</th> <th>Address 0 03D616</th> <th>After reset 00000XXX2</th> <th></th>	Symbol ADCON	Address 0 03D616	After reset 00000XXX2	
	Bit symbol	Bit name	Function	RW
	CH0	Analog input pin select bit	Invalid in repeat sweep mode 0	RW
	CH1			RW
·	CH2			RW
	MD0	A-D operation mode	^{b4 b3} 1 1 : Repeat sweep mode 0 or	RW
	MD1	select bit 0	Repeat sweep mode 1	RW
	TRG	Trigger select bit	0 : <u>Softwa</u> re trigger 1 : ADTRG trigger	RW
	ADST	A-D conversion start flag	0 : A-D conversion disabled 1 : A-D conversion started	RW
	CKS0	Frequency select bit 0	See Note 2 for the ADCON2 register	RW
Dentrol register 1	(Note 1) Symbol ADCON	Address 1 03D716	After reset 0016	- DW
rol register 1 $\begin{array}{c cccc} $	(Note 1) Symbol ADCON	Address 1 03D716	After reset 0016	
ol register 1	(Note 1) Symbol ADCON Bit symbol SCAN0	Address 03D716 Bit name A-D sweep pin select bit	After reset 0016 Function When repeat sweep mode 0 is selected	RW
bl register 1	(Note 1) Symbol ADCON Bit symbol SCAN0 SCAN1	Address 1 03D716 Bit name A-D sweep pin select bit	After reset 0016 Function When repeat sweep mode 0 is selected 0 0 : ANo, AN1 (2 pins) 0 1 : ANo to AN3 (4 pins) 1 0 : ANo to AN3 (6 pins) 1 1 : ANo to AN7 (8 pins)	RW RW RW
register 1	(Note 1) Symbol ADCON Bit symbol SCAN0 SCAN1 MD2	Address 1 03D716 Bit name A-D sweep pin select bit A-D operation mode select bit 1	After reset 0016 Function When repeat sweep mode 0 is selected 0 0 : ANo, AN1 (2 pins) 0 1 : ANo to AN3 (4 pins) 1 0 : ANo to AN3 (6 pins) 1 1 : ANo to AN7 (8 pins) Set to "0" when repeat sweep mode 0 is selected	RW RW RW RW
ol register 1	(Note 1) Symbol ADCON Bit symbol SCAN0 SCAN1 MD2 (b3)	Address 1 03D716 Bit name A-D sweep pin select bit A-D operation mode select bit 1 Reserved bit	After reset 0016 Function When repeat sweep mode 0 is selected 0 0 : ANo, AN1 (2 pins) 0 1 : ANo to AN3 (4 pins) 1 0 : ANo to AN3 (6 pins) 1 1 : ANo to AN7 (8 pins) Set to "0" when repeat sweep mode 0 is selected Must always be set to "0"	RW RW RW RW
bl register 1	(Note 1) Symbol ADCON Bit symbol SCAN0 SCAN1 MD2 (b3) CKS1	Address 03D716 Bit name A-D sweep pin select bit A-D operation mode select bit 1 Reserved bit Frequency select bit 1	After reset 0016 Function When repeat sweep mode 0 is selected 0 0 : AN0, AN1 (2 pins) 0 1 : AN0 to AN3 (4 pins) 1 0 : AN0 to AN3 (4 pins) 1 1 : AN0 to AN5 (6 pins) 1 1 : AN0 to AN7 (8 pins) Set to "0" when repeat sweep mode 0 is selected Must always be set to "0" See Note 2 for the ADCON2 register	RW RW RW RW RW
rol register 1	(Note 1) Symbol ADCON Bit symbol SCAN0 SCAN1 MD2 (b3) CKS1 VCUT	Address 03D716 Bit name A-D sweep pin select bit A-D operation mode select bit 1 Reserved bit Frequency select bit 1 Vref connect bit (Note 2)	After reset 0016 Function When repeat sweep mode 0 is selected 0 0 : ANo, AN1 (2 pins) 0 1 : ANo to AN3 (4 pins) 1 0 : ANo to AN3 (4 pins) 1 0 : ANo to AN3 (6 pins) 1 1 : ANo to AN7 (8 pins) Set to "0" when repeat sweep mode 0 is selected Must always be set to "0" See Note 2 for the ADCON2 register 1 : Vref connected	RW RW RW RW RW RW
	(Note 1) Symbol ADCON Bit symbol SCAN0 SCAN1 SCAN1 MD2 (b3) CKS1 VCUT OPA0	Address 03D716 Bit name A-D sweep pin select bit A-D operation mode select bit 1 Reserved bit Frequency select bit 1 Vref connect bit (Note 2) External op-amp connection mode	After reset 0016 Function When repeat sweep mode 0 is selected 0 0 1 AN0, AN1 (2 pins) 0 1 : AN0 to AN3 (4 pins) 1 0 : AN0 to AN3 (4 pins) 1 1 : AN0 to AN3 (6 pins) 1 1 : AN0 to AN7 (8 pins) Set to "0" when repeat sweep mode 0 is selected Must always be set to "0" See Note 2 for the ADCON2 register 1 : Vref connected DT Must not be set	RW RW RW RW RW RW RW
ontrol register 1	(Note 1) Symbol ADCON Bit symbol SCAN0 SCAN1 MD2 (b3) CKS1 VCUT OPA0 OPA1	Address 03D716 Bit name A-D sweep pin select bit A-D operation mode select bit 1 Reserved bit Frequency select bit 1 Vref connect bit (Note 2) External op-amp connection mode bit	After reset 0016 Function When repeat sweep mode 0 is selected 0 0 1 ANo, AN1 (2 pins) 0 1 : ANo to AN3 (4 pins) 1 0 : ANo to AN3 (6 pins) 1 1 : ANo to AN5 (6 pins) 1 1 : ANo to AN7 (8 pins) Set to "0" when repeat sweep mode 0 is selected Must always be set to "0" See Note 2 for the ADCON2 register 1 : Vref connected 0 0 : ANEX0 and ANEX1 are not used 0 1 : Must not be set 1 0 : Must not be set 1 1 : External op-amp connection mode	RW RW RW RW RW RW RW RW

Figure 2.12.7. ADCON0 Register and ADCON1 Registers (Repeat Sweep Mode 0)

(5) Repeat Sweep Mode 1

In this mode, the input voltages on all pins are A-D converted repeatedly, with priority given to the selected pins. Table 2.12.6 shows the specifications of repeat sweep mode 1. Figure 2.12.8 shows the ADCON0 to ADCON1 registers in repeat sweep mode 1.

Table 2.12.6.	Repeat Sweep	Mode 1	Specifications
---------------	---------------------	--------	----------------

Item	Specification
Function	The input voltages on all selected pins are A-D converted repeatdly, with prior-
	ity given to pins selected by the ADCON1 register's SCAN1 to SCAN0 bits.
	Example : If ANo selected, input voltages are A-D converted in order of
	AN0 \rightarrow AN1 \rightarrow AN0 \rightarrow AN2 \rightarrow AN0 \rightarrow AN3, and so on.
A-D conversion start condition	When the ADCON0 register's TRG bit is "0" (software trigger)
	The ADCON0 register's ADST bit is set to "1" (A-D conversion starts)
	When the TRG bit is "1" (ADTRG trigger)
	Input on the ADTRG pin changes state from high to low after the ADST bit is
	set to "1" (A-D conversion starts)
A-D conversion stop condtision	Set the ADST bit to "0" (A-D conversion halted)
Interrupt request generation timing	None generated
Analog input pins to be given	Select from AN0 (1 pins), AN0 to AN1 (2 pins), AN0 to AN2 (3 pins), AN0 to AN3
priority when A-D converted	(4 pins)
Reading of result of A-D converter	Read one of the AD0 to AD7 registers that corresponds to the selected pin





Figure 2.12.8. ADCON0 Register and ADCON1 Register (Repeat Sweep Mode 1)

(a) Sample and Hold

If the ADCON2 register's SMP bit is set to "1" (with sample-and-hold), the conversion speed per pin is increased to 28 ØAD cycles for 8-bit resolution. Sample-and-hold is effective in all operation modes. Select whether or not to use the sample-and-hold function before starting A-D conversion.

(b) Extended Analog Input Pins

In one-shot and repeat modes, the ANEX0 and ANEX1 pins can be used as analog input pins. Use the ADCON1 register's OPA1 to OPA0 bits to select whether or not use ANEX0 and ANEX1.

The A-D conversion results of ANEX0 and ANEX1 inputs are stored in the AD0 and AD1 registers, respectively.

(c) External Operation Amp Connection Mode

Multiple analog inputs can be amplified using a single external op-amp via the ANXE0 and ANEX1 pins. Set the ADCON1 register's OPA1 OPA0 bits to '112' (external op-amp connection mode). The inputs from ANi (i = 0 to 7) are output from the ANEX0 pin. Amplify this output with an external op-amp before sending it back to the ANEX1 pin. The A-D conversion result is stored in the corresponding ADi register. The A-D conversion speed depends on the response characteristics of the external op-amp. Note that the ANXE0 and ANEX1 pins cannot be directly connected to each other. Figure 2.12.9 is an example of how to connect the pins in external operation amp.



Figure 2.12.9. External Op-amp Connection



(d) Current Consumption Reducing Function

When not using the A-D converter, its resistor ladder and reference voltage input pin (VREF) can be separated using the ADCON1 register's VCUT bit. When separated, no current will flow from the VREF pin into the resistor ladder, helping to reduce the power consumption of the chip.

To use the A-D converter, set the VCUT bit to "1" (VREF connected) and then set the ADCON0 register's ADST bit to "1" (A-D conversion start). The VCUT and ADST bits cannot be set to "1" at the same time. Nor can the VCUT bit be set to "0" (VREF unconnected) during A-D conversion.

(e) Analog Input Pin and External Sensor Equivalent Circuit Example

Figure 2.12.10 shows analog input pin and external sensor equivalent circuit example.



Figure 2.12.10. Analog Input Pin and External Sensor Equivalent Circuit



(f) Caution of Using A-D Converter

- (1) Make sure the port direction bits for those pins that are used as analog inputs are set to "0" (input mode). Also, if the ADCON0 register's TGR bit = 1 (external trigger), make sure the port direction bit for the ADTRG pin is set to "0" (input mode).
- (2) When using key input interrupts, do not use any of the four AN4 to AN7 pins as analog inputs. (A key input interrupt request is generated when the A-D input voltage goes low.)
- (3) To prevent noise-induced device malfunction or latchup, as well as to reduce conversion errors, insert capacitors between the AVCC, VREF, and analog input pins (ANi (i=0 to 7)) each and the AVSS pin. Similarly, insert a capacitor between the VCC pin and the VSS pin. Figure 2.12.11 is an example connection of each pin.
- (4) If the CPU reads the ADi register (i = 0 to 7) at the same time the conversion result is stored in the ADi register after completion of A-D conversion, an incorrect value may be stored in the ADi register. This problem occurs when a divide-by-n clock derived from the main clock or a subclock is selected for CPU clock.
 - When operating in one-shot or single-sweep mode
 Check to see that A-D conversion is completed before reading the target ADi register. (Check the IR bit in the ADIC register to see if A-D conversion is completed.)
 - When operating in repeat mode or repeat sweep mode 0 or 1 Use the main clock for CPU clock directly without dividing it.
- (5) If A-D conversion is forcibly terminated while in progress by setting the ADCON0 register's ADST bit to "0" (A-D conversion halted), the conversion result of the A-D converter is indeterminate. The contents of ADi registers irrelevant to A-D conversion may also become indeterminate. If while A-D conversion is underway the ADST bit is cleared to "0" in a program, ignore the values of all ADi registers.



Figure 2.12.11. Vcc, Vss, AVcc, AVss, VREF and ANi Connection

Rev.1.20 Dec 13, 2005 page 174 of 323 REJ03B0095-0100Z

2.13 CRC Calculation

The Cyclic Redundancy Check (CRC) operation detects an error in data blocks. The microcomputer uses a generator polynomial of CRC_CCITT ($X^{16} + X^{12} + X^5 + 1$) to generate CRC code.

The CRC code consists of 16 bits which are generated for each data block in given length, separated in 8 bit units. After the initial value is set in the CRCD register, the CRC code is set in that register each time one byte of data is written to the CRCIN register. CRC code generation for one-byte data is finished in two cycles.

Figure 2.13.1 shows the block diagram of the CRC circuit. Figure 2.13.2 shows the CRC-related registers. Figure 2.13.3 shows the calculation example using the CRC operation.



Figure 2.13.1. CRC Circuit Block Diagram



Rev.1.20 Dec 13, 2005 page 175 of 323 REJ03B0095-0100Z



Figure 2.13.3. CRC Calculation

Rev.1.20 Dec 13, 2005 page 176 of 323 REJ03B0095-0100Z

2.14 Expansion Function

2.14.1 Expansion function description

Expansion function cousists of CRC operation function, data slice function and humming decoder function. Each function is controled by expansion memories.

(1) CRC operation function

It performs error detection of a code, and error correction.

(2) Data slice function

It performs data acquisition to get such format data as below.

Hardware : TELETEXT, PDC, VPS, VBI, EPG-J, XDS and WSS

Software : CCD, WSS and VBI-ID

(3) Humming decoder function

It performs 8/4 humming and 24/18 humming



Figure 2.14.1 Block diagram of expansion function

2.14.2 Expansion memory

Expansion function memory is divided by 3 patterns; Slice RAM, CRC registers and expansion registers (Humming decoder operates by the register placed on SFR). Data writing and read out to the Slice RAM, CRC registers and the expansion registers are carried out per 16 bit unit by the data setting register (addresses 020E16, 021016, 021216, 021416, 021616 and 021816) placed on SFR. Contents of each memory and data setting register are shown in Table 2.14.1.

Table 2.14.1 Expansion memory composition

Expansion memory	Contents	Data setting register
Slice RAM	This register holds acquired data.	Slice RAM address control register (020E16) Slice RAM data control register (021016)
CRC register	This register controls a set up generation polynomial and code data.	CRC register address control register (021216) CRC register data control register (021416)
Expansion register	This register performs data slicer control and	Expansion register address control register (021616)
	VBI encoder control.	Expansion register data control register (021816)



2.14.3 Slice RAM

Slice RAM stores 18-line slice data. There are several types of Slice data : PDC, VPS, VBI, XDS, WSS, etc. All data are stored to addresses which corresponds to slice line (ex. 22 line' data is stored to addresses 20016 to 21716). 24 addresses (SR00x to SR17x) are prepared for 1 line, slice data is stored in order from LSB side. Then, slice data type and field information are stored to the top address of each line.

Slice RAM composition is shown in Table 2.14.2.

Slice RAM addresses (SA9 to SA0)	SD15	SD14	SD13	SD12	SD11	SD10	SD9	SD8	SD7	SD6	SD5	SD4	SD3	SD2	SD1	SD0	Remarks
00016	SR00F	SR00E	SR00D	SR00C	SR00B	SR00A	SR009	SR008	SR007	SR006	SR005	SR004	SR003	SR002	SR001	SR000	6th line or 318th line
00116	SR01F	SR01E	SR01D	SR01C	SR01B	SR01A	SR019	SR018	SR017	SR016	SR015	SR014	SR013	SR012	SR011	SR010	slice data
	1		1	1	1	1	1	1 :	1	1	1	1	1	:	1	1 :	
01616	SR16F	SR16E	SR16D	SR16C	SR16B	SR16A	SR169	SR168	SR167	SR166	SR165	SR164	SR163	SR162	SR161	SR160	
01716	SR17F	SR17E	SR17D	SR17C	SR17B	SR17A	SR179	SR178	SR177	SR176	SR175	SR174	SR173	SR172	SR171	SR170	
01816																	
								Unus	ed area	9							
01F16			-				_					_					
02016	SR00F	SR00E	SR00D	SR00C	SR00B	SR00A	SR009	SR008	SR007	SR006	SR005	SR004	SR003	SR002	SR001	SR000	7th line or 319th line
	:	:	1 :	:	1	1	1 :	1 :	:	1	1	1		:	1	1 :	slice data
03716	SR17F	SR17E	SR17D	SR17C	SR17B	SR17A	SR179	SR178	SR177	SR176	SR175	SR174	SR173	SR172	SR171	SR170	
04016																	8th line to 21th line
								:									or 320th line to 333 line
1F716																	slice data
20016	SR00F	SR00E	SR00D	SR00C	SR00B	SR00A	SR009	SR008	SR007	SR006	SR005	SR004	SR003	SR002	SR001	SR000	22th line or 334th line
1 :	:	1	1 :	:	:	1	1	1 :	1	1	1	1	1	:	1	1 :	slice data
21716	SR17F	SR17E	SR17D	SR17C	SR17B	SR17A	SR179	SR178	SR177	SR176	SR175	SR174	SR173	SR172	SR171	SR170	
22016	SR00F	SR00E	SR00D	SR00C	SR00B	SR00A	SR009	SR008	SR007	SR006	SR005	SR004	SR003	SR002	SR001	SR000	23th line or 335th line
:	:	:	1 :	:	:	1	:	1 :	:	1	1	1 :	:	:	1	1 :	slice data
23716	SR17F	SR17E	SR17D	SR17C	SR17B	SR17A	SR179	SR178	SR177	SR176	SR175	SR174	SR173	SR172	SR171	SR170	

Table 2.14.2 Slice RAM composition

For accessing to Slice RAM data, set accessing address (SA9 to SA0) (shown in Table 2.14.2) to Slice RAM address control register (address 020E16). Then read out data from Slice RAM data control register (address 021016). When end the data reading, Slice RAM address control register increments address automatically. Then, next address data reading is possible. Do not access to unused area of each character codes. Must set address to each line because unused area has no address' automatically increment.

Slice RAM bit composition is shown in Figure 2.14.2, Slice RAM access registers are shown in Figure 2.14.3 and Slice RAM access block diagram is shown in Figure 2.14.4.





Figure 2.14.2 Slice RAM bit composition

Rev.1.20 Dec 13, 2005 page 180 of 323 REJ03B0095-0100Z


Figure 2.14.3 Slice RAM access registers



Figure 2.14.4 Slice RAM access block diagram

Rev.1.20 Dec 13, 2005 page 181 of 323 REJ03B0095-0100Z

2.14.4 CRC Operation Circuit (EPG-J)

CRC operation circuit (EPG-J) is a circuit for performing error detection and error correction by the 272-190 shortening difference set cyclic code which is a coding system in a data multiplex broadcast. CRC register consists of registers shown in Figure 2.14.5. CRC register can perform error detection and error correction by majority logic by setting up a generator polinomial, code data, etc. CRC register composition is shown in Table 2.14.3.

Table 2.14.3 CRC register composition

CA3 to CA0	CD15	CD14	CD13	CD12	CD11	CD10	CD9	CD8	CD7	CD6	CD5	CD4	CD3	CD2	CD1	CD0	Remarks
0016	DAOUT15	DAOUT14	DAOUT13	DAOUT12	DAOUT11	DAOUT10	DAOUT9	DAOUT8	DAOUT7	DAOUT6	DAOUT5	DAOUT4	DAOUT3	DAOUT2	DAOUT1	DAOUT0	
0116	-	-	-	-	-	CRC_ERR10	CRC_ERR09	CRC_ERR08	CRC_ERR07	CRC_ERR06	CRC_ERR05	CRC_ERR04	CRC_ERR03	CRC_ERR02	CRC_ERR01	CRC_ERR00	
0216	CRC_66	CRC_67	CRC_68	CRC_69	CRC_70	CRC_71	CRC_72	CRC_73	CRC_74	CRC_75	CRC_76	CRC_77	CRC_78	CRC_79	CRC_80	CRC_81	
0316	CRC_50	CRC_51	CRC_52	CRC_53	CRC_54	CRC_55	CRC_56	CRC_57	CRC_58	CRC_59	CRC_60	CRC_61	CRC_62	CRC_63	CRC_64	CRC_65	
0416	CRC_34	CRC_35	CRC_36	CRC_37	CRC_38	CRC_39	CRC_40	CRC_41	CRC_42	CRC_43	CRC_44	CRC_45	CRC_46	CRC_47	CRC_48	CRC_49	
0516	CRC_18	CRC_19	CRC_20	CRC_21	CRC_22	CRC_23	CRC_24	CRC_25	CRC_26	CRC_27	CRC_28	CRC_29	CRC_30	CRC_31	CRC_32	CRC_33	
0616	CRC_02	CRC_03	CRC_04	CRC_05	CRC_06	CRC_07	CRC_08	CRC_09	CRC_10	CRC_11	CRC_12	CRC_13	CRC_14	CRC_15	CRC_16	CRC_17	
0716	-	-	-	_	-	-	-	-	-	-	-	-	-	-	CRC_00	CRC_01	
0816	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
0916	-	-	-	-		-	-	-	-	-	-	-	-	-	-	-	
0A16	-	-	-	_	-	-	-	-	-	-	-	-	-	-	-	-	
0B16	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
0C16	-	-	-	-	-	-	-	-	-	-	-	-	-	_	-	-	
0D16	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	



Figure 2.14.5 Composition of CRC register access related register

Rev.1.20 Dec 13, 2005 page 182 of 323 REJ03B0095-0100Z

For accessing to CRC register data, set accessing address (CA3 to CA0) (shown in Table 2.14.3) to CRC register address control register (address 021216). Then write data (CD15 to CD0) by CRC register data control register (address 021416). When end the data accessing, CRC register address control register increments address automatically. Then, next address data writing is possible. CRC register access registers are shown in Figure 2.14.5, CRC register access block diagram is shown in Figure 2.14.6. The operation example of CRC operation circuit is shown in Figure 2.14.7. The example of program is shown in Figure 2.14.8, and CRC register bit compositions are shown in p186 to 194.



Figure 2.14.6 Access block diagram for CRC registers

Rev.1.20 Dec 13, 2005 page 183 of 323 REJ03B0095-0100Z



Figure 2.14.7 Example of operation of CRC operation circuit

	Equations	s (Constant definition)		===================================
, ;=====	======			
_CRC_AD	DRS	.equ	00212h	; SFR address of CRC register address control register
_CRC_DA	ATA	.equ	00214h	; SFR address of CRC register data control register
SLICE_W	ORD_NUM	.equ	17	; Code data length (in nuits of word)
;=====				
;	Macro de	finition		
;=====				
_wait	.macro			
	nop			
	nop			
.endm				
;=====				
;	CRC ope	ration routine		
,				
; Writi	ing of code of	data	CRC ADRS	· Initialization of CRC register address control register
	mov.w	#9010H	,_CRC_ADRS	; Set up of CRCON=1, CRCCHANGE=0, CRCLOOP=10H. Increment=ON, and CRC address=0
	mov.w	#0000H	, A0	; Initialization of a loop variable (A0)
				Developed and
∟18:	CUD W	#SLICE WORD NUM*2	A0	; Branch label : Comparison of the loop variable
	jgeu	L20	,,,,,	; Go to L20 if writing code data is finished.
	lde.w	_CrcCodeData[A0]	, _CRC_DATA	; Writing code data to the code data shift register.
	add.w	#0002H	,A0	; Increment of the address storing code data.
1.20-	jmp	L18		; Return to the head of this loop.
∟∠u: ; Di	ummy shift ·			, oratici i label
	; After fini	shing writing 272-bit code data,		
	; shift a b	it for dummy surely in error correcti	ion mode.	
	; Specifyi	ng 1-bit is set up by CRCLOOP=0 #8100H	1H. CRC ADRS	Set up of CRCON=1 CRCCHANCE=0 CRCLOOR=10H Incompany-OEE and CRC address
	wait	#010001	,_UNU_ADNO	, Solup of CROOM=1, CROOMANGE=0, CROLOOP=10H, Increment=0FF, and CRC address= : Wait
	mov.w	#0000H	, _CRC_DATA	; Writing data to the code data shift register for dummy shift.
; Er ; Since the ; When ac	rror detection e address au ccessing oth	n tromatic increment in dummy shift er CRC registers, the processing sl	(Increment=OFF), set CRC address=01H I hown in the following two lines is necessar	nere. y.
; Er ; Since the ; When ac ;	rror detection e address au ccessing othe mov.w _wait	n	(Increment=OFF), set CRC address=01H I hown in the following two lines is necessar	here. y. : Set up of CRCON=1, CRCCHANGE=0, CRCLOOP=10H, Incremet=OFF and CRC address=01 ; Wait
; Er ; Since the ; When ac ;	rror detection e address au ccessing other mov.w _wait	n	(Increment=OFF), set CRC address=01H I hown in the following two lines is necessar	here. y. Set up of CRCON=1, CRCCHANGE=0, CRCLOOP=10H, Incremet=OFF and CRC address=01 ; Wait · Read of CRC error detection register
; Er ; Since the ; When ac ; ;	rror detection e address au ccessing othe mov.w _wait mov.w cmp.w	n tomatic increment in dummy shift ar CRC registers, the processing si #9001H ,_CRC_ADRS _CRC_DATA #0000H	(Increment=OFF), set CRC address=01H i nown in the following two lines is necessar , R0 R0	here. y. ; Set up of CRCON=1, CRCCHANGE=0, CRCLOOP=10H, Incremet=OFF and CRC address=01 ; Wait ; Read of CRC error detection register. .: Judgement of CRC error.
; Er ; Since the ; When ac ; ;	rror detection e address au ccessing othe mov.w _wait mov.w cmp.w jeq	n	(Increment=OFF), set CRC address=01H I hown in the following two lines is necessar , R0 , R0	here. y. ; Set up of CRCON=1, CRCCHANGE=0, CRCLOOP=10H, Incremet=OFF and CRC address=01 ; Wait ; Read of CRC error detection register. ; Judgement of CRC error. ; In the case of R0=0, branch to L16 since CRC error has not occurred (CRC error correction is :
; Er ; Since the ; When ac ;	rror detection e address au xcessing other mov.w _wait mov.w cmp.w jeq	n	(Increment=OFF), set CRC address=01H I hown in the following two lines is necessar , R0 , R0	here. y. ; Set up of CRCON=1, CRCCHANGE=0, CRCLOOP=10H, Incremet=OFF and CRC address=01 ; Wait ; Read of CRC error detection register. ; Judgement of CRC error. ; In the case of R0=0, branch to L16 since CRC error has not occurred (CRC error correction is s
; Er ; Since the ; When ac ; ;	rror detection e address au ccessing other mov.w wait mov.w cmp.w jeq rror correction mov.w	n	(Increment=OFF), set CRC address=01H i hown in the following two lines is necessar , R0 , R0	here. y. ; Set up of CRCON=1, CRCCHANGE=0, CRCLOOP=10H, Incremet=OFF and CRC address=01 ; Wait ; Read of CRC error detection register. ; Judgement of CRC error. ; In the case of R0=0, branch to L16 since CRC error has not occurred (CRC error correction is a
; Er ; Since the ; When ac ; ;	rror detection a address au ccessing oth mov.w _wait mov.w cmp.w jeq rror correctio mov.w _wait	n	(Increment=OFF), set CRC address=01H hown in the following two lines is necessar , R0 , R0 , _CRC_ADRS	here. y. Set up of CRCON=1, CRCCHANGE=0, CRCLOOP=10H, Incremet=OFF and CRC address=01 ; Wait Read of CRC error detection register. ; Judgement of CRC error. ; In the case of R0=0, branch to L16 since CRC error has not occurred (CRC error correction is s
; Er ; Since the ; When ac ; ;	rror detection a address au mov.w _wait mov.w cmp.w jeq rror correctio mov.w _wait mov.w	n	(Increment=OFF), set CRC address=01H hown in the following two lines is necessar , R0 , R0 ,CRC_ADRS , A0	
; Er ; Since the ; When ac ; ; ; Er L22:	ror detection a address at ccessing oth mov.w _wait mov.w cmp.w jeq mor correction mov.w _wait mov.w	1	(Increment=OFF), set CRC address=01H I hown in the following two lines is necessar , R0 , R0 , R0 ,CRC_ADRS , A0	here. y. Set up of CRCON=1, CRCCHANGE=0, CRCLOOP=10H, Incremet=OFF and CRC address=01 ; Wait ; Read of CRC error detection register. ; Judgement of CRC error. ; In the case of R0=0, branch to L16 since CRC error has not occurred (CRC error correction is s
; Er ; Since the ; When ac ; ; ; Er L22:	ror detection a address at ccessing oth mov.w _wait mov.w cmp.w jeq rror correction wait mov.w wait mov.w wait	n	(Increment=OFF), set CRC address=01H I hown in the following two lines is necessar , R0 , R0 , CRC_ADRS , A0 , A0	Pere. y. Set up of CRCON=1, CRCCHANGE=0, CRCLOOP=10H, Incremet=OFF and CRC address=01 ; Wait Read of CRC error detection register. Judgement of CRC error. In the case of R0=0, branch to L16 since CRC error has not occurred (CRC error correction is s
; Er ; Since the ; When ac ; ; ; Er L22:	rror detection a address at ccessing othur mov.w _wait mov.w cmp.w jeq rror correction mov.w _wait mov.w cmp.w jgeu ide.w	n	(Increment=OFF), set CRC address=01H hown in the following two lines is necessar , R0 , R0 , R0 , _CRC_ADRS , A0 , _CRC_DATA	Pere. Y. Set up of CRCON=1, CRCCHANGE=0, CRCLOOP=10H, Incremet=OFF and CRC address=01 ; Wait Read of CRC error detection register. ; Judgement of CRC error. ; In the case of R0=0, branch to L16 since CRC error has not occurred (CRC error correction is s
; Er ; Since the ; When ac ; ; ; Er L22:	ror detection a address at ccessing oth mov.w _wait mov.w cmp.w jeq ror correction mov.w _wait mov.w cmp.w jgeu Ide.w	n	(Increment=OFF), set CRC address=01H hown in the following two lines is necessar , R0 , R0 , CRC_ADRS , A0 , _CRC_DATA	
; Er ; Since the ; When ac ; ; ; Er L22:	ror detection e address au ccessing oth mov.w _wait mov.w cmp.w jeq mor correction mov.w _wait mov.w cmp.w jequ lde.w jsr mov.w	1	(Increment=OFF), set CRC address=01H1 hown in the following two lines is necessar , R0 , R0 , CRC_ADRS , A0 , A0 , _CRC_DATA , _CrCC_deData[A0]	
: Er ; Since the ; When ac ; : : Er L22:	ror detection a address au ccessing other mov.w _wait mov.w cmp.w jeq ror correction mov.w _wait mov.w cmp.w jgeu Ide.w jsr mov.w add.w	n	Increment=OFF), set CRC address=01H I hown in the following two lines is necessar , R0 , R0 , CRC_ADRS , A0 , _CRC_DATA , _CRC_DATA , _CrcCodeData[A0] , A0	Pere. y. Set up of CRCON=1, CRCCHANGE=0, CRCLOOP=10H, Incremet=OFF and CRC address=01 ; Wait Read of CRC error detection register. ; Judgement of CRC error. ; In the case of R0=0, branch to L16 since CRC error has not occurred (CRC error correction is s
: Er ; Since the ; When ac ; : : Er L22:	ror detection a address au ccessing oth mov.w wait mov.w cmp.w jeq ror correction mov.w wait mov.w cmp.w jeu de.w jsr mov.w jer mov.w jeu dd.w	n	(Increment=OFF), set CRC address=01H i hown in the following two lines is necessar , R0 , R0 , CRC_ADRS , A0 , A0 , _CRC_DATA , _CrcCodeData[A0] , A0	Pere. y. Set up of CRCON=1, CRCCHANGE=0, CRCLOOP=10H, Incremet=OFF and CRC address=01 ; Wait Read of CRC error detection register. ; Judgement of CRC error. ; In the case of R0=0, branch to L16 since CRC error has not occurred (CRC error correction is s
: Er ; Since the ; When ac ; ; : Er L22: L24:	ror detection a address au ccessing oth mov.w _wait mov.w cmp.w jeq ror correction _wait mov.w cmp.w jgeu Ide.w jsr mov.w jageu j j j j j j j j j j j j j j j j j j j	n	(Increment=OFF), set CRC address=01H hown in the following two lines is necessar , R0 , R0 , CRC_ADRS , A0 , A0 , _CRC_DATA , _CrcCodeData[A0] , A0	Pere. y. Set up of CRCON=1, CRCCHANGE=0, CRCLOOP=10H, Incremet=OFF and CRC address=01 ; Wait Read of CRC error detection register. ; Judgement of CRC error. ; In the case of R0=0, branch to L16 since CRC error has not occurred (CRC error correction is s
: Er ; Since the ; When ac ; ; : Er L22: L24: ; The	ror detection a address au ccessing oth mov.w _wait mov.w cmp.w jeq ror correction wait mov.w cmp.w jgeu lde.w jsr mov.w add.w jmp	n	(Increment=OFF), set CRC address=01H hown in the following two lines is necessar , R0 , R0 , R0 , _CRC_ADRS , A0 , A0 , _CRC_DATA , _CrcCodeData[A0] , A0	Pere. y. Set up of CRCON=1, CRCCHANGE=0, CRCLOOP=10H, Incremet=OFF and CRC address=01 ; Wait Read of CRC error detection register. ; Judgement of CRC error. ; In the case of R0=0, branch to L16 since CRC error has not occurred (CRC error correction is s
: Er ; Since the ; When ac ; ; : Er L22: L24: ; The	ror detection a address au ccessing oth mov.w _wait mov.w cmp.w jeq ror correction mov.w _wait mov.w ide.w jsr mov.w add.w jmp e check of er mov.w	n	(Increment=OFF), set CRC address=01H1 hown in the following two lines is necessar , R0 , R0 , CRC_ADRS , A0 , _CRC_DATA , _CrCCodeData[A0] , A0 , _CRC_ADRS	Pere. Y. Set up of CRCON=1, CRCCHANGE=0, CRCLOOP=10H, Incremet=OFF and CRC address=01 ; Wait Read of CRC error detection register. ; Judgement of CRC error. ; In the case of R0=0, branch to L16 since CRC error has not occurred (CRC error correction is :
: Er ; Since the hyper of	ror detection a address au ccessing oth mov.w wait mov.w cmp.w jeq ror correction mov.w wait mov.w cmp.w jgeu ide.w jgeu ide.w jgeu add.w jmp ocheck of er mov.w wait	n	(Increment=OFF), set CRC address=01H I hown in the following two lines is necessar , R0 , R0 , CRC_ADRS , A0 , _CRC_DATA , _CrCCodeData[A0] , A0 , CRC_ADRS , R0	Pere. Y. Set up of CRCON=1, CRCCHANGE=0, CRCLOOP=10H, Incremet=OFF and CRC address=0' ; Wait Read of CRC error detection register. ; Judgement of CRC error. ; In the case of R0=0, branch to L16 since CRC error has not occurred (CRC error correction is :
: Er : Since the the : When ac : : : : : : : : : : : : : : : : : : :	ror detection a address at cccessing oth mov.w _wait mov.w cmp.w jeq ror correction mov.w _wait mov.w cmp.w jgeu ide.w jgeu ide.w jmp c check of ef mov.w _wait mov.w	n	(Increment=OFF), set CRC address=01H) hown in the following two lines is necessar , R0 , R0 , CRC_ADRS , A0 , _CRC_DATA , _CRC_DATA , _CrCCodeData[A0] , A0 , _R0	here. y. Set up of CRCON=1, CRCCHANGE=0, CRCLOOP=10H, Incremet=OFF and CRC address=0' ; Wait Read of CRC error detection register. ; Judgement of CRC error. ; In the case of R0=0, branch to L16 since CRC error has not occurred (CRC error correction is ;
: Er : Since the the : When acc : : : : : : : : : : : : : : : : : :	rror detection a address at cccessing oth mov.w _wait mov.w cmp.w jeq rror correction mov.w _wait mov.w cmp.w jgeu ide.w jgeu ide.w jmp c check of er mov.w _wait mov.w	n	(Increment=OFF), set CRC address=01H) hown in the following two lines is necessar , R0 , R0 , R0 , _CRC_ADRS , A0 , _CRC_DATA , _CRC_DATA , _CrCCodeData[A0] , A0 , _R0	here. y. Set up of CRCON=1, CRCCHANGE=0, CRCLOOP=10H, Incremet=OFF and CRC address=01 ; Wait Read of CRC error detection register. ; Judgement of CRC error. ; In the case of R0=0, branch to L16 since CRC error has not occurred (CRC error correction is s
: Er : Since the the : When acc : : : : : : : : : : : : :	ror detection a address at cccssing oth mov.w _wait mov.w cmp.w jeq ror correction mov.w _wait mov.w cmp.w jgeu ide.w jsr add.w jmp acheck of en mov.w _wait mov.w jmp	n	(Increment=OFF), set CRC address=01H) hown in the following two lines is necessar , R0 , R0 , CRC_ADRS , A0 , _CRC_DATA , _CRC_DATA , _CrCCodeData[A0] , A0 , _R0	here. y. Set up of CRCON=1, CRCCHANGE=0, CRCLOOP=10H, Incremet=OFF and CRC address=01 ; Wait Read of CRC error detection register. ; Judgement of CRC error. ; In the case of R0=0, branch to L16 since CRC error has not occurred (CRC error correction is s
: Er : Since the : When each : : : : : : : : : : : : :	ror detection a address au ccessing oth mov.w _wait mov.w cmp.w jeq ror correction mov.w _wait mov.w cmp.w jgeu ide.w jsr mov.w jageu ide.w jsr mov.w jecheck of er mov.w _wait mov.w _wait ide.s jecheck of er mov.w _wait mov.w		(Increment=OFF), set CRC address=01H) hown in the following two lines is necessar , R0 , R0 , CRC_ADRS , A0 , CRC_DATA , _CRC_DATA , _CRC_DATA , _CrcCodeData[A0] , A0 , _CRC_ADRS , R0	here. y. Set up of CRCON=1, CRCCHANGE=0, CRCLOOP=10H, Incremet=OFF and CRC address=01 ; Wait Read of CRC error detection register. ; Judgement of CRC error. ; In the case of R0=0, branch to L16 since CRC error has not occurred (CRC error correction is s
: Er : Since the : When aco : : : Er L22: L24: : The L16: :======	ror detection a address au ccessing oth mov.w _wait mov.w cmp.w jeq ror correction mov.w _wait mov.w cmp.w jgeu lde.w jgr wov.w jgeu dde.w jgr wov.w add.w jmp a check of er mov.w jmp add.k of er mov.w jmp add.w jmp add.w jmp add.w jmp	n	Increment=OFF), set CRC address=01H1 hown in the following two lines is necessar , R0 , R0 , CRC_ADRS , A0 , _CRC_DATA , _CrcCodeData[A0] , A0 , _CRC_ADRS , R0	y. : Set up of CRCON=1, CRCCHANGE=0, CRCLOOP=10H, Incremet=OFF and CRC address=01 ; Wait : Read of CRC error detection register. ; Judgement of CRC error. : In the case of R0=0, branch to L16 since CRC error has not occurred (CRC error correction is a
: Er ; Since Hwen acc ; ; ; : Er L22: L24: : The L16: :===== ; The funct :====waillong:	ror detection a address au ccessing oth mov.w _wait mov.w cmp.w jeq ror corrector _wait mov.w cmp.w jgeu Ide.w jsr mov.w jgeu ide.w jsr mov.w add.w jmp a check of en mov.w jmp.w ide.w jmp.w jm	n	(Increment=OFF), set CRC address=01H1 hown in the following two lines is necessar , R0 , R0 , CRC_ADRS , A0 , _CRC_DATA , _CRC_DATA , _CrcCodeData[A0] , A0 , _CRC_ADRS , R0	y. Set up of CRCON=1, CRCCHANGE=0, CRCLOOP=10H, Incremet=OFF and CRC address=01 ; Wait Read of CRC error detection register. ; Judgement of CRC error. ; In the case of R0=0, branch to L16 since CRC error has not occurred (CRC error correction is s
: Er : Since the : When acc : : : : : : : : : : : : :	ror detection a ddress au ccessing oth mov.w _wait mov.w cmp.w jeq ror correction mov.w _wait mov.w dd.w jgeu dde.w jgr mov.w add.w jmp add.w jmp add.w jmp to check of er mov.w _wait mov.w add.w jmp	A	(Increment=OFF), set CRC address=01H1 hown in the following two lines is necessar , R0 , R0 , CRC_ADRS , A0 , _CRC_DATA , _CRC_DATA , _CrCCodeData[A0] , A0 , A0	nere. y. Set up of CRCON=1, CRCCHANGE=0, CRCLOOP=10H, Incremet=OFF and CRC address=01 ; Wait Read of CRC error detection register. ; Judgement of CRC error. ; In the case of R0=0, branch to L16 since CRC error has not occurred (CRC error correction is t
: Er : Since the : When aco : : : : : : : : : : : : :	ror detection a ddress at cccssing oth mov.w _wait mov.w cmp.w jeq ror correction mov.w _wait mov.w cmp.w jgeu ide.w jgr geu ide.w jsr mov.w cmp.w jgeu ide.w jsr mov.w cmp.w ide.w jsr mov.w cmp.w ide.w jsr to correction ide.w jsr mov.w cmp.w ide.w jsr the mov.w cmp.w ide.w jsr mov.w cmp.w ide.w jsr the mov.w cmp.w ide.w jsr the mov.w cmp.w ide.w jsr mov.w cmp.w ide.w jsr mov.w cmp.w ide.w jsr mov.w cmp.w ide.w jsr mov.w cmp.w ide.w jsr mov.w cmp.w ide.w jsr mov.w cmp.w ide.w jsr mov.w cmp.w ide.w jsr mov.w cmp.w ide.w jsr mov.w cmp.w ide.w jsr mov.w cmp.w ide.w jsr mov.w cmp.w ide.w jsr mov.w cmp.w ide.w jsr mov.w cmp.w ide.w jsr mov.w cmp.w ide.w jsr mov.w cmp.w jsr mov.w cmp.w jsr mov.w jsr mov.w jsr mov.w jsr mov.w jsr mov.w jsr mov.w jsr mov.w jsr mov.w jsr mov.w jsr mov.w jsr mov.w jsr mov.w jsr mov.w jsr mov.w jsr mov.w jsr mov.w jsr mov.w jsr mov.w	A	(Increment=OFF), set CRC address=01H) hown in the following two lines is necessar , R0 , R0 , CRC_ADRS , A0 , CRC_DATA , _CRC_DATA , _CrCCodeData[A0] , A0	here. y. Set up of CRCON=1, CRCCHANGE=0, CRCLOOP=10H, Incremet=OFF and CRC address=01 ; Wait Read of CRC error detection register. ; Judgement of CRC error. ; In the case of R0=0, branch to L16 since CRC error has not occurred (CRC error correction is s

Figure 2.14.8 Example of program

Bit composition of a CRC register

(1) Address 0016 (=CA3 to 0)

CD15			CD8CD7		CD0				
					\square .				
						Bit symbol	Bit name	Function	RW
						DAOUT0	The code data shift register write-in bit 0	When write, data is written to "code data shift register" (Note).	00
						DAOUT1	The code data shift register write-in bit 1	When read, data differs bitween in error detection mode and in error	00
						DAOUT2	The code data shift register write-in bit 2	correction mode.In error detection mode	00
						DAOUT3	The code data shift register write-in bit 3	(CRCCHANGE=0) 000016 is read after shift end. When read during shift operation, its	00
						DAOUT4	The code data shift register write-in bit 4	In error correction mode	00
						DAOUT5	The code data shift register write-in bit 5	(CRCCHANGE=1) Corrected data is read after the original data is written in and some	00
						DAOUT6	The code data shift register write-in bit 6	interval of data shift.	00
						DAOUT7	The code data shift register write-in bit 7		00
						DAOUT8	The code data shift register write-in bit 8		00
						DAOUT9	The code data shift register write-in bit 9		00
						DAOUT10	The code data shift register write-in bit 10		00
						DAOUT11	The code data shift register write-in bit 11		00
					[DAOUT12	The code data shift register write-in bit 12		00
	¦				[DAOUT13	The code data shift register write-in bit 13		00
				DAOUT14	The code data shift register write-in bit 14		00		
			DAOUT15	The code data shift register write-in bit 15		00			

Note: Refer to Figure 2.14.16 Access block diagram for CRC registers.



(2) Address 0116 (=CA3 to 0)

CD15		CI	28C	D7				C	D0					
	\square				Ι	\square	\square							
						-	T	-	T	Bit symbol	Bit name	Function	R	w
										CRC_ERR00	The CRC bit 81 to 74 error detection bit	Logical OR of the CRC remainder bits 81 to 74 (address 0216)	0	×
								<u>.</u>		CRC_ERR01	The CRC bit 73 to 66 error detection bit	Logical OR of the CRC remainder bits 73 to 66 (address 0216)	0	×
							L			- CRC_ ERR02	The CRC bit 65 to 58 error detection bit	Logical OR of the CRC remainder bits 65 to 58 (address 0316)	0	×
										- CRC_ERR03	The CRC bit 57 to 50 error detection bit	Logical OR of the CRC remainder bits 57 to 50 (address 0316)	0	×
										CRC_ERR04	The CRC bit 49 to 42 error detection bit	Logical OR of the CRC remainder bits 49 to 42 (address 0416)	0	×
						 				CRC_ERR05	The CRC bit 41 to 34 error detection bit	Logical OR of the CRC remainder bits 41 to 34 (address 0416)	0	×
					<u>-</u>	 				CRC_ERR06	The CRC bit 33 to 26 error detection bit	Logical OR of the CRC remainder bits 33 to 26 (address 0516)	0	×
						 				- CRC_ERR07	The CRC bit 25 to 18 error detection bit	Logical OR of the CRC remainder bits 25 to 18 (address 0516)	0	×
			İ			 				CRC_ERR08	The CRC bit 17 to 10 error detection bit	Logical OR of the CRC remainder bits 17 to 10 (address 0616)	0	×
		!				 				CRC_ERR09	The CRC bit 09 to 02 error detection bit	Logical OR of the CRC remainder bits 09 to 02 (address 0616)	0	×
						 				CRC_ERR10	The CRC bit 01 to 00 error detection bit	Logical OR of the CRC remainder bits 01 to 00 (address 0716)	0	×
						 				-	Nothing is assigned. The value is "0" when it read	ds.	×	×



(3) Address 0216 (=CA3 to 0)

CD15	CD8CD7	CD0				
			Bit symbol	Bit name	Function	RW
			CRC_81	81th remainder polynomial coefficient bit	The coefficient of each degree of a remainder polynomial is set up.	оx
			CRC_80	80th remainder polynomial coefficient bit	polynomial is made into CRC_MOD.	Оx
			CRC_79	79th remainder polynomial coefficient bit	$CRC_MOD = \sum_{n=0}^{81} CRC_n \bullet X^{n}$	Оx
			CRC_78	78th remainder polynomial coefficient bit		Оx
			CRC_77	77th remainder polynomial coefficient bit		Оx
			CRC_76	76th remainder polynomial coefficient bit		Оx
			CRC_75	75th remainder polynomial coefficient bit		Оx
			CRC_74	74th remainder polynomial coefficient bit		Оx
			CRC_73	73th remainder polynomial coefficient bit		Оx
			CRC_72	72th remainder polynomial coefficient bit		Оx
			CRC_71	71th remainder polynomial coefficient bit		Оx
	· · · · · · · · · · · · · · · · · · ·		CRC_70	70th remainder polynomial coefficient bit		Оx
			CRC_69	69th remainder polynomial coefficient bit		о×
	· · · · · · · · · · · · · · · · · · ·			68th remainder polynomial coefficient bit		о×
				67th remainder polynomial coefficient bit		Оx
			CRC_66	66th remainder polynomial coefficient bit		оx

(4) Address 0316 (=CA3 to 0)

CD15	CD8CD7	CD0				
	╷┨╷┨╷┨╷┨╷┨╷┨		Bit symbol	Bit name	Function	RW
			CRC_65	65th remainder polynomial coefficient bit	Refer to CRC_81 to 66 (address 0216).	О×
			CRC_64	64th remainder polynomial coefficient bit		Оx
			CRC_63	63th remainder polynomial coefficient bit		Оx
			CRC_62	62th remainder polynomial coefficient bit		Оx
			CRC_61	61th remainder polynomial coefficient bit		Оx
			CRC_60	60th remainder polynomial coefficient bit		Оx
			CRC_59	59th remainder polynomial coefficient bit		Оx
			CRC_58	58th remainder polynomial coefficient bit		Оx
			CRC_57	57th remainder polynomial coefficient bit		О×
	· · · · · · · · · · · · · · · · · · ·		CRC_56	56th remainder polynomial coefficient bit		О×
			CRC_55	55th remainder polynomial coefficient bit		Оx
			CRC_54	54th remainder polynomial coefficient bit		Оx
	l		CRC_53	53th remainder polynomial coefficient bit		о×
			CRC_52	52th remainder polynomial coefficient bit		о×
				51th remainder polynomial coefficient bit		Оx
			CRC_50	50th remainder polynomial coefficient bit		О×

(5) Address 0416 (=CA3 to 0)

CD15	CD8CD7 CD0				
		Bit symbol	Bit name	Function	RW
		CRC_49	49th remainder polynomial coefficient bit	Refer to CRC_81 to 66 (address 0216).	Оx
	· · · · · · · · · · · · · · · · · · ·	CRC_48	48th remainder polynomial coefficient bit		Оx
		CRC_47	47th remainder polynomial coefficient bit		Оx
		CRC_46	46th remainder polynomial coefficient bit		Оx
	· · · · · · · · · · · · · · · · · · ·	CRC_45	45th remainder polynomial coefficient bit		Оx
		CRC_44	44th remainder polynomial coefficient bit		Оx
		CRC_43	43th remainder polynomial coefficient bit		Оx
		CRC_42	42th remainder polynomial coefficient bit		Оx
	· · · · · · · · · · · · · · · · · · ·	CRC_41	41th remainder polynomial coefficient bit		О×
		CRC_40	40th remainder polynomial coefficient bit		Оx
		CRC_39	39th remainder polynomial coefficient bit		Оx
		CRC_38	38th remainder polynomial coefficient bit		Оx
		CRC_37	37th remainder polynomial coefficient bit		О×
		CRC_36	36th remainder polynomial coefficient bit		о×
		CRC_35	35th remainder polynomial coefficient bit		Оx
		CRC_34	34th remainder polynomial coefficient bit		О×

RENESAS

Rev.1.20 Dec 13, 2005 page 190 of 323 REJ03B0095-0100Z

Downloaded from Elcodis.com electronic components distributor

(6) Address 0516 (=CA3 to 0)

CD15 CD8CD7 CD0				
	Bit symbol	Bit name	Function	RW
· · · · · · · · · · · · · · · · · · ·	CRC_33	33th remainder polynomial coefficient bit	Refer to CRC_81 to 66 (address 0216).	Ох
	- CRC_32	32th remainder polynomial coefficient bit		Оx
· · · · · · · · · · · · · · · · · · ·	- CRC_31	31th remainder polynomial coefficient bit		Оx
	- CRC_30	30th remainder polynomial coefficient bit		Оx
· · · · · · · · · · · · · · · · · · ·	- CRC_29	29th remainder polynomial coefficient bit		Оx
· · · · · · · · · · · · · · · · · · ·	- CRC_28	28th remainder polynomial coefficient bit		Оx
	CRC_27	27th remainder polynomial coefficient bit		Оx
	- CRC_26	26th remainder polynomial coefficient bit		Оx
· · · · · · · · · · · · · · · · · · ·	- CRC_25	25th remainder polynomial coefficient bit		О×
	CRC_24	24th remainder polynomial coefficient bit		Оx
	CRC_23	23th remainder polynomial coefficient bit		Оx
	- CRC_22	22th remainder polynomial coefficient bit		Оx
	CRC_21	21th remainder polynomial coefficient bit		О×
l	CRC_20	20th remainder polynomial coefficient bit		о×
l	- CRC_19	19th remainder polynomial coefficient bit		Оx
<u>.</u>	- CRC_18	18th remainder polynomial coefficient bit		О×

(7) Address 0616 (=CA3 to 0)

CD15	CD8CD7 CD0				
		Bit symbol	Bit name	Function	RW
		· CRC_17	17th remainder polynomial coefficient bit	Refer to CRC_81 to 66 (address 0216).	Оx
	· · · · · · · · · · · · · · · · · · ·	CRC_16	16th remainder polynomial coefficient bit		Оx
		- CRC_15	15th remainder polynomial coefficient bit		Оx
		- CRC_14	14th remainder polynomial coefficient bit		Оx
		CRC_13	13th remainder polynomial coefficient bit		Оx
	· · · · · · · · · · · · · · · · · · ·	CRC_12	12th remainder polynomial coefficient bit		Оx
		CRC_11	11th remainder polynomial coefficient bit		Оx
		CRC_10	10th remainder polynomial coefficient bit		Оx
	· · · · · · · · · · · · · · · · · · ·	CRC_09	09th remainder polynomial coefficient bit		Оx
		CRC_08	08th remainder polynomial coefficient bit		О×
		CRC_07	07th remainder polynomial coefficient bit		Оx
	L	CRC_06	06th remainder polynomial coefficient bit		Оx
	<u> </u>	CRC_05	05th remainder polynomial coefficient bit		О×
		CRC_04	04th remainder polynomial coefficient bit		о×
		CRC_03	03rd remainder polynomial coefficient bit		Оx
		CRC_02	02nd remainder polynomial coefficient bit		Оx

(8) Address 0716 (=CA3 to 0)



Rev.1.20 Dec 13, 2005 page 192 of 323 REJ03B0095-0100Z



(9) Address 0816 (=CA3 to 0)



(10) Address 0916 (=CA3 to 0)

CD15	CD8CD7	CD0				
			Bit symbol	Bit name	Function	RW
			Nothing is The value	s assigned. is unfixed when it reads.		××

(11) Address 0A16 (=CA3 to 0)

CD15	CD8CD7	CD0				
			Bit symbol	Bit name	Function	RW
			Nothing is The value	assigned. is unfixed when it reads.		××

(12) Address 0B16 (=CA3 to 0)



(13) Address 0C16 (=CA3 to 0)



Rev.1.20 Dec 13, 2005 page 193 of 323 REJ03B0095-0100Z



(14) Address 0D16 (=CA3 to 0)





2.14.5 Expansion Register

Control Data slice function. Expansion register composition is shown in Table 2.14.4.

	Table 2.14.4	Expansion	register	composition
--	--------------	-----------	----------	-------------

Remarks			Line register					Status register 1						Status register 2						Status register 3						for read	for read													for read														
DDO	LN0_EV0	LN0_EV1		LN0_OD0	LN0_OD1	- FLC0	CHK_FLC0	SEKIO	SLS_HP0	1 20	3530		CHK_FLC0	SEKIO	SLS_HP0	I	SLSO	1	CHK_FLC0	SEKIO	SLS_HP0	-	SLSO	I	1			-	DIV_FSC0	DIV_PDCS0	DIV_VPSS0	ADSEL	DIVP_CK0	DLYSEL0	ADLAT	MACKO		PLSPOS0	PLSNEGO	HCOUNT0			RMTHD0(0)	RMTHD1(0)	HINT LINED	VINTO	VIIKOI IO/0/	-	SECOUTO	MINOUT0	DAYCUONT0	I	I	1 1
DD1	LN1_EV0	LN1_EV1		LN1_OD0	LN1_OD1	- FLC1	CHK_FLC1	SEK11	SLS_HP1	0.01	000	- FLC1	CHK_FLC1	SEKI1	SLS_HP1	1	SLS1	- 20	CHK_FLC1	SEKI1	SLS_HP1	-	SLS1	1			-	-	DIV_FSC1	DIV_PDCS1	DIV_VPSS1	ADON_TIM	DIVP_CK1	DLYSEL1	START	MACK1		PLSPOS1	PLSNEG1	HCOUNT1			RMTHD0(1)	RMTHD1(1)	HINT LINE	VINT1	VIIKOLI0(1)	-	SECOUT1	MINOUT1	DAYCUONT1	I	I	
DD2	LN2_EV0	LN2_EV1		LN2_OD0	LN2_OD1	- FLC2	CHK_FLC2	SEKI2	SLS_HP2	- CS	0102	- FLC2	CHK_FLC2	SEK12	SLS_HP2	I.	SLS2	، 1	CHK_FLC2	SEKI2	SLS_HP2	1	SLS2	1				-	DIV_FSC2	DIV_PDCS2	DIV_VPSS2	REG_FLD1V	DIVP_CK2	DLYSEL2		MACK7	-	PLSPOS2	PLSNEG2	HCOUNT2			RMTHD0(2)	RMTHD1(2)	HINT LINE?	VINT2	VLIKOLIO(2)	10000014/	SECOUT2	MINOUT2	DAYCUONT2	1	I	1 (
DD3	LN3_EV0	LN3_EV1		LN3_OD0	LN3_OD1	- FLC3	CHK_FLC3	SEKI3	SLS_HP3	- CI C3	000	- FLC3	CHK_FLC3	SEK13	SLS_HP3	1	SLS3	1	CHK_FLC3	SEK13	SLS_HP3	1	SLS3	1	XTAL VCO			SELXT0	DIV_FSC3	DIV_PDC0	DIV_VPS0	REG_FLD2V	DIVP_CK3	DLYSEL3	6BITOFF	MACK2	CUCMNI -	PLSPOS3	PLSNEG3	HCOUNT3			RMTHD0(3)	RMTHD1(3)	HINT LINES	VINT3	VI IKOLIU(3)		SECOUT3	MINOUT3	DAYCUONT3	T	1	1 1
DD4	LN4_EV0	LN4_EV1		LN4_OD0	LN4_OD1	- FLC4	CHK_FLC4	SEKI4	SLS_HP4	- CI CA	000	FLC4	CHK_FLC4	SEK14	SLS_HP4	1	SLS4	101	CHK_FLC4	SEKI4	SLS_HP4	-	SLS4	1			FLD1V	SELXT1	DIV_FSC4	DIV_PDC1	DIV_VPS1	SLION_TIM	DIVP_CK4	DLYSEL4		AACK4	MAON4	PLSPOS4	PLSNEG4	HCOUNT4			RMTHD0(4)	RMTHD1(4)	HINT LINEA	INTRMT0	VLIKOLIO(4)		SECOUT4	MINOUT4	DAYCUONT4	1	T	1 1
DD5	LN5_EV0	LN5_EV1		LN5_OD0	LN5_OD1	- FLC5	CHK_FLC5	SEKI5	SLS_HP5	- CI CK	000	- FLC5	CHK_FLC5	SEKI5	SLS_HP5	1	SLS5	10	CHK_FLC5	SEKI5	SLS_HP5	1	SLS5	1			1	SELXT2	DIV_FSC5	DIV_PDC2	DIV_VPS2		DIVP_CK5	DLYSEL5	SYNLVL0	UP3_VP3	CNONIN	PLSPOS5	PLSNEG5	HCOUNT5			RMTHD0(5)	RMTHD1(5)	- HINT LINES	INTRMT1	VI IKOI IU/5/		SECOUT5	MINOUT5	DAYCUONT5	T	I	1 1
DD6	LN6_EV0	LN6_EV1	LN16_OD1	LN6_OD0	LN6_OD1	- FLC6	CHK_FLC6	SEKI6	SLS_HP6	- CI	0000	FLC6	CHK_FLC6	SEKI6	SLS_HP6	I.	SLS6	3013	CHK_FLC6	SEKI6	SLS_HP6	1	SLS6	SELSEPO	PDC VCO ON		1	SEPV0	DIV_FSC6	DIV_PDC3	DIV_VPS3		DIVP_CK6	DLYSEL6	SYNLVL1	MACKE	ONCHIN	PLSPOS6	PLSNEG6	HCOUNT6			RMTHD0(6)	RMTHD1(6)	HINT LINES	INTRMT2				MINOUT6	DAYCUONT6	I	I	1 1
DD7	LN7_EV0	LN7_EV1	LN17_OD1	LN7_OD0	LN7_OD1	- FLC7	CHK_FLC7	SEK17	SLS_HP7	ci c7	000	- FLC7	CHK_FLC7	SEKI7	SLS_HP7	1	SLS7	- 10	CHK_FLC7	SEKI7	SLS_HP7	-	SLS7		PDC VCO R0		MACRO_ON	I	DIV_FSC7	DIV_PDC4	DIV_VPS4		DIVP_CK7	DLYSEL7	SYNLVL2	MACK7	INCHIN	PLSPOS7	PLSNEG7	HCOUNT7			RMTHD0(7)	RMTHD1(7)	HINT LINE?	INTRMT3				MINOUT7	DAYCUONT7	1	1	1 1
DD8	LN8_EV0	LN8_EV1		LN8_OD0	LN8_OD1	FLC8	CHK_FLC8	I	GET_HP0	1	-	- FLC8	CHK_FLC8	1	GET_HP0		-	1	CHK_FLC8	1	GET_HP0	I	I	1	PDC VCO R1		-	NORMAL	DIVF_CK0	DIV_PDC5	DIV_VPS5		DIVV_CK0	WEIGHT0	ADON	VPO_VPO		PLSPOS8	PLSNEG8	HCOUNT8			RMTHD0(8)	RMTHD1(8)	HINT LINER	HINTO	VI IKOI 11 (0)	-	RTCON	MINOUT8	DAYCUONT8	T	1	1 1
6DD	LN9_EV0	LN9_EV1		LN9_OD0	LN9_OD1	- FLC9	CHK_FLC9	1	GET_HP1	1	I.	FLC9	CHK_FLC9	-	GET_HP1		-	1	CHK_FLC9		GET_HP1	I	I	1	VPS VCO ON		-	LEVELA	DIVF_CK1	DIV_PDC8	DIV_VPS6		DIVV_CK1	WEIGHT1	INTAD	PLIED		1	1	HCOUNT9			JSTCKDIV0	FILDIV0(0)	- DTC8	HINT1	VIIKOI11(1)	-		MINOUT9	DAYCUONT9	T	1	1 1
DD10	LN10_EV0	LN10_EV1		LN10_OD0	LN10_0D1	- FLC10	CHK_FLC10	SLSLVL	I	1	I.	FLC10	CHK_FLC10	SLSLVL	Т		1		CHK_FLC10	SLSLVL	I	I	I	1	I		-	I	DIVF_CK2	DIV_PDC7	DIV_VPS7		DIVV_CK2	WEIGHT2	INTDA	OTINCOEL_ONG		1	I	HCOUNT10			JSTCKDIV1	FILDIV0(1)	- PTD8	HINT2	VIIKOI11(2)	-		MINOUT10	DAYCUONT10	T	1	1 1
DD11	LN11_EV0	LN11_EV1		LN11_OD0	LN11_OD1	- FLC11	CHK_FLC11	BIFON	I	1	I	FLC11	CHK_FLC11	BIFON	I			- 513	CHK_FLC11	BIFON	I	I	I	1				I	DIVF_CK3	DIV_PDC8	DIV_VPS8		DIVV_CK3	WEIGHT3	-	OIDOINCOEL		1	I	HCOUNT11			JSTCKON			- HINT3	VI IKOI 1173)	-	1	-	DAYCUONT11	1	I	1 1
DD12	LN12_EV0	LN12_EV1		LN12_OD0	LN12_OD1	- FLC12	CHK_FLC12	i	GETPEEK0	1	1	- FLC12	CHK_FLC12	1	GETPEEK0	I	-	- 1212	CHK_FLC12	1	GETPEEK0	1	I	1				-			HORAX_ON		DIVV_CK4	WEIGHT4		1	SEL PDCH		H	HCOUNT12			1	VERTX		SECINTO	VIIKOI 11(4)	-		-	DAYCUONT12	1	I	
DD 13	LN13_EV0	LN13_EV1		LN13_OD0	LN13_0D1	SELVCO FLC13	CHK_FLC13	I	GETPEEK1	1	SEI VOO	FLC13	CHK_FLC13	1	GETPEEK1	I		SELVUU ELC12	CHK_FLC13	1	GETPEEK1	I	I		I		-	NXP	1		I	1	DIVV_CK5	I	I	1	SEL VPSH		H	HCOUNT13	-		1		1	SECINT1	VIIKOI 11 (6)	-	1	-	DAYCUONT13	I	I	1 1
DD14	LN14_EV0	LN14_EV1	LN16 EV1	LN14_OD0	LN14_OD1	DIVS0 FLC14	CHK_FLC14	I	GETPEEK2	FRAM	DIVED	FLC14	CHK_FLC14	1	GETPEEK2	FRAM	-	DIVS0	CHK_FLC14	1	GETPEEK2	FRAM	I	- VREF1			-	MPAL	I	1	I		DIVV_CK6	I	I	1		1	I	HCOUNT14			1	FILDIV1(0)		SECINT2				-	DAYCUONT14	1	I	
DD15	LN15_EV0	LN15_EV1	LN17_EV1	LN15_OD0	LN15_OD1	FLC15	CHK_FLC15	1	GETPEEK3	1	DIV61	FLC15	CHK_FLC15	1	GETPEEK3	I	1	DIVS1	CHK_FLC15	1	GETPEEK3	1	I	ADSTART			-	I	I	HM84SEL	1		DIVV_CK7	I	I	1	SEL PDEC	1	1	HCOUNT15	SIB_KES	1 1	RMTSEL	FILDIV1(1)	- FXAOFF	SECINTS		SECJUST	1	-	DAYCUONT 15	1	1	1 1
DA5 to DA0	0016	0116 0216	0316	0416	0516	0616 0716	0816	0916	0A16	0B16	9De	0E16	0F16	1016	1116	1216	1316	1416	1616	1716	1816	1916	1A16	1Ci6	1D16	1E16	1F16	2016	2116	2216	2316	2416 2516	2616	2716	2816	20162	2B16	2C16	2D16	2E16	2F16 304e	3116	3216	3316	3416 351e	3616 3616	3746	3816	3916 3916	3A16	3B16	3C16	3D16	оны 3F16

Rev.1.20 Dec 13, 2005 page 195 of 323 REJ03B0095-0100Z



For accessing to expansion register data, set accessing address (DA5 to DA0) (shown in Table 2.14.4) to expansion register address control register (address 021616). Then write data (DD15 to DD0) to expansion register data control register (address 021816). When end the data accessing, expansion register address control register increments address automatically. Then, next address data writing is possible.

Expansion register access registers are shown in Figure 2.14.9, expansion register access block diagram is shown in Figure 2.14.10, and expansion register bit compositions are shown in p197 to 227.



Figure 2.14.9 Expansion register access registers composition



Figure 2.14.10 Expansion register access block diagram

Rev.1.20 Dec 13, 2005 page 196 of 323 REJ03B0095-0100Z

Bit composition of an expansion register

(1) Address 0016 (=DA5 to 0)

DD15	DD8DD7	DD0					
			Bit symbol	Bit name	Function	RW	
			LN0_EV0	The 0th line state register selection bit	As for the slicing method of the n-th line (Notes 1), it is chosen which set of the	00	
			LN1_EV0	The 1st line state register selection bit	state register settings of the three sets (Notes 2) is used with the combination of LNn_EV0 (address 0016 and 0216,	00	
			LN2_EV0	The 2nd line state register selection bit	n = 0 to 17) and LNn_EV1 (addresss 0116 and 0316, n= 0 to 17.)	00	
			LN3_EV0	The 3rd line state register selection bit	Four kinds of following state registers can be chosen for every line (Notes 3.)	00	
			LN4_EV0	The 4th line state register selection bit	LNn_EV1 LNn_EV0 State register(Notes 2)	00	
			LN5_EV0 The 5th line state register selection bit	0 1 State register 1 1 0 State register 2 1 1 State register 3	00		
			LN6_EV0	The 6th line state register selection bit		00	
			LN7_EV0	The 7th line state register selection bit		00	
			LN8_EV0	The 8th line state register selection bit		00	
			LN9_EV0	The 9th line state register selection bit		00	
			LN10_EV0	The 10th line state register selection bit		00	
			LN11_EV0	The 11th line state register selection bit		00	
			LN12_EV0 The 12th line state register selection bit				
		[LN13_EV0	The 13th line state register selection bit		00	
-			LN14_EV0	The 14th line state register selection bit		00	
			LN15_EV0	The 15th line state register selection bit		00	

Notes 1. The n-th line: The number of lines after a slice start.

Please refer to the supplement (3) of 2.14.6 expansion register composition (P229) for details.

Notes 2. 06h to 0Ch address: State register 1 0Dh to 13h address: State register 2 14h to 1Ah address: State register 3



Rev.1.20 Dec 13, 2005 page 197 of 323 REJ03B0095-0100Z



(2) Address 0116 (=DA5 to 0)

DD15	DD8DD7 DD0				
		Bit symbol	Bit name	Function	RW
		LN0_EV1	The 0th line state register selection bit	Refer to LNn_EV0 (address 0016)	00
	· · · · · · · · · · · · · · · · · · ·	LN1_EV1	The 1st line state register selection bit		00
	· · · · · · · · · · · · · · · · · · ·	LN2_EV1	The 2nd line state register selection bit		00
		LN3_EV1	The 3rd line state register selection bit		00
		LN4_EV1	The 4th line state register selection bit		00
		LN5_EV1	The 5th line state register selection bit		00
		LN6_EV1	The 6th line state register selection bit		00
		LN7_EV1	The 7th line state register selection bit		00
		LN8_EV1	The 8th line state register selection bit		00
	L	LN9_EV1	The 9th line state register selection bit		00
		LN10_EV1	The 10th line state register selection bit		00
	<u> </u>	LN11_EV1	The 11th line state register selection bit		00
	l	LN12_EV1	The 12th line state register selection bit		00
		LN13_EV1	The 13th line state register selection bit		00
		LN14_EV1	The 14th line state register selection bit		00
		LN15_EV1	The 15th line state register selection bit		00

Rev.1.20 Dec 13, 2005 page 198 of 323 REJ03B0095-0100Z

(3) Address 0216 (=DA5 to 0)

DD15	DD8DD	7 DD0					
			Bit symbol	Bit name	Function	R	w
			Nothing is	assigned.		×	×
			LN16_OD0	The 16th line state register selection bit	Refer to LNn_OD0 (address 0416)	0	0
			LN17_OD0	The 17th line state register selection bit		0	0
			Nothing is	assigned.		×	×
			LN16_EV0	The 16th line state register selection bit	Refer to LNn_EV0 (address 0016)	0	0
ĺ			LN17_EV0	The 17th line state register selection bit		0	0

(4) Address 0316 (=DA5 to 0)

DD15	DD8DD7	DD0				
			Bit symbol	Bit name	Function	RW
		· · · · · · · · · · · · · · · · · · ·	Nothing is	assigned.		x x
			LN16_OD1	The 16th line state register selection bit	Refer to LNn_OD0 (address 0416)	00
			LN17_OD1	The 17th line state register selection bit		00
			Nothing is	assigned.		x x
			LN16_EV1	The 16th line state register selection bit	Refer to LNn_EV0 (address 0016)	00
			LN17_EV1	The 17th line state register selection bit		00

(5) Address 0416 (=DA5 to 0)

DD15	DD8DI	D7 DD0				
			Bit symbol	Bit name	Function	RW
			LN0_OD0	The 0th line state register selection bit	As for the slicing method of the n-th line (Notes 1), it is chosen which set of the	00
			LN1_OD0	The 1st line state register selection bit	state register settings of the three sets (Notes 2) is used with the combination of LNn_OD0 (address 0416 and 0216,	00
			LN2_OD0	The 2nd line state register selection bit	n = 0 to 17) and LNn_OD1 (addresss 0516 and 0316, n= 0 to 17.)	00
			LN3_OD0	The 3rd line state register selection bit	Four kinds of following state registers can be chosen for every line. (Notes 3)	00
			LN4_OD0	The 4th line state register selection bit	LNn_EV1 LNn_EV0 State register(Notes 2)	00
			LN5_OD0	The 5th line state register selection bit	0 1 State register 1 1 0 State register 2 1 1 State register 3	00
		<u>.</u>	LN6_OD0	The 6th line state register selection bit		00
			LN7_OD0	The 7th line state register selection bit		00
			LN8_OD0	The 8th line state register selection bit		00
			LN9_OD0	The 9th line state register selection bit		00
			LN10_OD0	The 10th line state register selection bit		00
			LN11_OD0	The 11th line state register selection bit		00
			LN12_OD0	The 12th line state register selection bit		00
	l		LN13_OD0	The 13th line state register selection bit		00
		[LN14_OD0	The 14th line state register selection bit		00
		[LN15_OD0	The 15th line state register selection bit		00

Notes 1. The n-th line: The number of lines after a slice start.

Please refer to the supplement (3) of 2.14.6 expansion register composition, and (P229) for details.

Notes 2. 06h to 0Ch address: State register 1 0Dh to 13h address: State register 2 14h to 1Ah address: State register 3

Notes 3. The example of a setting.



Rev.1.20 Dec 13, 2005 page 200 of 323 REJ03B0095-0100Z

(6) Address 0516 (=DA5 to 0)

DD15	DD8DD7	DD0				
			Bit symbol	Bit name	Function	RW
			LN0_OD1	The 0th line state register selection bit	Refer to LNn_OD0 (address 0416)	00
			LN1_OD1	The 1st line state register selection bit		00
			LN2_OD1	The 2nd line state register selection bit		00
			LN3_OD1	The 3rd line state register selection bit		00
			LN4_OD1	1 The 4th line state register selection bit		00
			LN5_OD1	The 5th line state register selection bit		00
			LN6_OD1	The 6th line state register selection bit		00
			LN7_OD1	The 7th line state register selection bit		00
			LN8_OD1	The 8th line state register selection bit		00
			LN9_OD1	The 9th line state register selection bit		00
			LN10_OD1	The 10th line state register selection bit		00
			LN11_OD1	The 11th line state register selection bit		00
			LN12_OD1	The 12th line state register selection bit		00
			LN13_OD1	The 13th line state register selection bit		00
			LN14_OD1	The 14th line state register selection bit		00
			LN15_OD1	The 15th line state register selection bit		00

(7) Address 0616, 0D16, 1416 (=DA5 to 0)

DD15	DD8DD7 D	00								
		T	Bit symbol	Bit name			Functi	on	R	W
			Reserved b	its		Must set t	to "0."		×	0
			Reserved b	its		Must set t	to "1."		×	0
			Nothing is a	ssigned.					×	x
			SELVCO	The PLL selection bit for slice	C 1	PDC VPS			- c	
			DIVS0	The clock division bit for slice		DIVS1	DIVS0 0	divided value no division		
l			DIVS1			1 1	0	divided by 2 divided by 3 divided by 5		

(8) Address 0716, 0E16, 1516 (=DA5 to 0)

DD15	DD8E	DD7 DD0				
ĻĻļ	╶┼┼┼┼┼┼	┊╵┊╹┊╹┊╹┊╹┊╹	Bit symbol	Bit name	Function	RW
			FLC0	Framing code selection bit	Framing code is set up	00
			FLC1		Clock Framing Data	00
		· · · · · · · · · · · · · · · · · · ·	FLC2		Setup 1	00
			FLC3		FLC0 to FLC15	00
			FLC4		16 bits are checked at maximum. However, the bit of CHK_FLCn (addresses 0816, 0F16 and 1616)	00
			FLC5		= "1" is not checked.	00
			FLC6			00
			FLC7			00
			FLC8 FLC9			00
						00
			FLC10			00
			FLC11			00
			FLC12			00
			FLC13			00
			FLC14			00
			FLC15			00

Rev.1.20 Dec 13, 2005 page 202 of 323 REJ03B0095-0100Z

(9) Address 0816, 0F16, 1616 (=DA5 to 0)

DD15	DD8DD7	DD0					
			Bit symbol	Bit name	F	unction	RW
			CHK_FLC0	Framing code check selection bit	When acquiring of framing code set (addresses 0716	data, it sets up whethe up by FLC 0 to 15 0F16, and 1516) is	00
			CHK_FLC1		checked or not po Data will be acqu	er bit. lired if the n-th bit	00
			CHK_FLC2				00
			CHK_FLC3		CHK_FLCn 0	n-th bit check	00
			CHK_FLC4		1	No check	00
			CHK_FLC5				00
			CHK_FLC6				00
			CHK_FLC7				00
			CHK_FLC8				00
			CHK_FLC9				00
	· · · · · · · · · · · · · · · · · · ·		CHK_FLC10				00
	L		CHK_FLC11				00
	i		CHK_FLC12				00
			CHK_FLC13				00
			CHK_FLC14				00
			CHK_FLC15				00

(10) Address 0916, 1016, 1716 (=DA5 to 0)

DD	15				D8DD	07					DD0				
0	1	1 0		1	X.				L				1		
							1	11				Bit symbol	Bit name		Function R W
į							1	11							SEKI1 SEKI0 N
- 1					11		1	11			i	SEKI0	Data slicer control bit	:1	0 0 5 00
								11							0 1 4
	1						1	11	1						
- i					11		į.	11							1 1 With no differentiation (Note 1)
										·		SEKI1			N-times the digital value after SEKI7.6.
	- 1				11	ł	1	11	1						
- 1		11			11		1	11							SEKI3 SEKI2 N
								11	<u>'</u> -			SEKI2	Data slicer control bit	2	
			11		11	1	1	11							
į				1			1	11							1 1 No differentiation
- 1	1			÷	11		1	ΕĘ				SEKI3			It differentiates from the digitized data
							1	1				OEIG			in front of N/8 cycles (clock run-in cycle)
			11		11		1	1							to the digital value after SEKI0 and 1.
															SEKI5 SEKI4 N
į							1	i				SEKI4	Data slicer control bit	3	$\begin{vmatrix} 0 & 0 & 4 \\ 0 & 1 & 2 \\ \end{vmatrix}$
- 1	1	11			11		1								
									1 1 No differentiation						
							SEKIS			It differentiates from the digitized data					
- 1				· · · · · · · · · · · · · · · · · · ·	OLINIS			in front of N/8 cycles (clock run cycle)							
- į											to the digital value after SEKI3 and 2.				
					11										SEKI7 SEKI6 N
						- i						SEKI6	Data slicer control bit	4	
			11		11										
į												SEKIZ			A digital value is averaged after AD
- 1					1.							SERI/			for N clock.
					l							Nothing is	assigned.		× ×
Ì													g		
				1								Reserved b	it		Must set to "1."
													n.		
												01.01.1/1	Slice level measurem	nent	0 2 cycles of Clock run-in
			1									SLSLVL	period selection bit	ľ	1 4 cycles of Clock run-in
															0 Non Return Zero
	· · · · · · · · · · · · · · · · · · ·		BIFON	Data format selection	n bit										
į	1														
į				Reserved b	it		Must set to "0."								
į															
į						Π	Must sat to #4 #								
į				Reserved bits											
				Reserved bit			Must set to "0."								

Note 1. Multiplying factor set up by SEKI6 and SEKI7.

However, do not set it with (SEKI7, SEKI6) = (1, 1).

Rev.1.20 Dec 13, 2005 page 204 of 323 REJ03B0095-0100Z



(11) Address 0A16, 1116, 1816 (=DA5 to 0)

DD15	DD8DD7	DD0				
Π	0 1					
-			Bit symbol	Bit name	Function	RW
			SLS_HP0	Slice check start position selection bit	It will become below if data slice start position is made into SLS_HS.	00
			SLS_HP1		$SLS_HS = T2X\sum_{n=0}^{7} SLS_HPn$	00
			SLS_HP2		T2 : Clock run-in cycle /2	00
			SLS_HP3			00
			SLS_HP4			00
	· · · · · · · · · · · · · · · · · · ·		SLS_HP5		The position where framing code	00
	· · · · · · · · · · · · · · · · · · ·		SLS_HP6		begins to be checked is set up. Setup in a 1-bit unit is possible.	00
			SLS_HP7			00
	· · · · · · · · · · · · · · · · · · ·		GET_HP0	Phase fine-tuning bit	Slice data 0/1 judging clock is tuned finely.	00
	· · · · · · · · · · · · · · · · · · ·		GET_HP1			00
			Reserved bi	it	Must set to "1."	×О
	·		Reserved bi	it	Must set to "0."	×О
			GETPEEK0	Peak detection period selection bit 0	GETPEEK1 GETPEEK0 Clook run-in period	00
			GETPEEK1	Peak detection period selection bit 1		00
			GETPEEK2	Peak detection period selection bit 2	0 With clock compensation 1 With no clock compensation	00
			GETPEEK3	Peak detection period selection bit 3	0 Only a mountain is detected.1 A mountain and a valley are detected.	00

(12) Address 0B16, 1216, 1916 (=DA5 to 0)



(13) Address 0C16, 1316, 1A16 (=DA5 to 0)



(14) Address 1B16 (=DA5 to 0)



(15) Address 1C16 (=DA5 to 0)

DD15	DD8DD7	DD0					
	0000000	0 0 0 0 0 0					
			Bit symbol	Bit name		Function	RW
			Reserved b	its	Ν	flust set to "0."	×О
				He)/ input coloction bit	0	Separated H•V is used.	
			SLLSLFU		1	H•V of an external input is used.	
			Reserved b	its	N	/lust set to "0."	×О
				Horizontal synchronous signal	0	Input to SVREF pin externally.	
			VKEFI	slice level source select bit	1	Generated internally (SVREF input is unnecessary).	
į			ADSTART	A/D conversion completion bit	0	Conversion completion	
					1	Under conversion	

(16) Address 1D16 (=DA5 to 0)



(17) Address 1E16 (=DA5 to 0)

DD15	DD8DD7	DD0				
		0 0 0 0				
			Bit symbol	Bit name	Function	RW
			Reserved bi	its	Must set to "0."	×O
			Nothing is a	ssigned.		××

⁽¹⁸⁾ Address 1F16 (=DA5 to 0)

DD15 DD8						
	• • • • • • • • • • •	Bit symbol	Bit name		Function	RW
		Nothing is	assigned.			××
				0	Even field	
		FLD1V	Field state flag	1	Odd field	
		Reserved	bits	N	fust set to "0."	хо
			Synchronized signal seaech flag	0	normal	
		WIACKO_ON	Synchronized signal seaech hag	1	unusual	
		Nothing is	assigned.			××

Rev.1.20 Dec 13, 2005 page 208 of 323 REJ03B0095-0100Z



(19) Address 2016 (=DA5 to 0)

DD15		DI	D8DD	7				DD0							
0	00	0	0		1	0	0	0 0	r	1	_			,	
					11	ł			Bit symbol	Bit name		Function	R	W	
										Reserved b	its	M	/lust set to "0."	×	0
									SELXT0	Synchronous (fsc) clock phase adjustment control bit	5	Set up (SELXT1, SELXT0) = (1, 0)	0	0	
					-				SELXT1				0	0	
										Synchronous (fsc) clock division	0	Divided by 32			
									SELATZ	control bit (Note1)	1	Setup divided value (refer to address 2116 DIV_FSC)	\square	: Ŭ	
				1					SEDV0	Vertical synchronous	0	Detected in L period of 15µs/22µs.	6		
									SLF VU	separation standard selection bit	1	Detected in L period of 22µs.	Ľ	Ľ	
			L.						- Reserved b	bit	N	Aust set to "0."	×	0	
			<u> </u>							Framing code check control bit	0	Check (Data is acquired if Framing code is in agreement).			
									NORWAL	Training code check control bit		No check (All data is acquired).			
										Synchronous signal slice potential	0	Synchronous signal slice potential generating circuit OFF			
									LLVLLA	generating control bit	1	Synchronous signal slice potential generating circuit ON	Μ	M	
	· · · · · ·								Reserved b	its	Ν	/ust set to "0."	×	0	
	· · · · · · · · · · · · · · · · · · ·								NXP	Broadcast method selection bi	t	NXP MPAL Broadcast method 0 0 NTSC	0	0	
									. MPAL			U 1 IM-PAL 1 0 PAL 1 1 Do not set up	0	0	
L									Reserved b	it	Ν	Aust set to "0."	×	0	



(20) Address 2116 (=DA5 to 0)

DD15	DD8D	D7	DD0					
0 1								_
				Bit symbol	Bit name	Function	RW	
				DIV_FSC0	The divided value selection bit of PLL for fsc	The divided clock frequency fsc is adjusted to the phase comparison	00	,
				DIV_FSC1		with a main clock.	00	,
				DIV_FSC2		$fisc = IPI X \sum 2 DIV_FSCN$	00	,
				DIV_FSC3		f P1 : Divided main clock frequency	00	,
				DIV_FSC4		Set up with DIV_FSC7 to 0 =(00111010) 2.	00	,
		,		DIV_FSC5		When set these bits, set the SELXT2 bit (address 2016) to "1."	00	,
				DIV_FSC6			00	,
				DIV_FSC7			00	,
				DIVF_CK0	The main clock devision value selection bit for phase comparison	Using for the phase comparison with fsc PLL, the divided main clock frequency fet is adjusted	00	,
				DIVF_CK1		$f(BCLK) = f P1 \times \sum_{n=0}^{3} 2^n DIVF_CKn$	00	,
	<u> </u>			DIVF_CK2		Set the following DIVF_CK3 to 0 = (0101)2 (at f(BCLK) = 10MHz)	00	,
				DIVF_CK3		DIVF_CK3 to 0 = (1000)2 (at f(BCLK) = 16MHz)	00	,
				Nothing is	assigned.		××	
				Reserved I	bit	Must set to "1."	×o	,
				Reserved I	bit	Must set to "0."	×О	,

(21) Address 2216 (=DA5 to 0)

DD15	DD8D	D7 DD0				
			Bit symbol	Bit name	Function	RW
			DIV_PDCS0	The PLL fine-tuning bit for PDC	Slice clock frequency fPDc for PDC is adjusted.	00
			DIV_PDCS1		$f PDC = f H X \left(\sum_{n=0}^{8} 2^n DIV_PDCn \right)$	00
			DIV_PDCS2		$+\sum_{m=0}^{2} 2^{m-3} DIV_PDCSm)$	00
			DIV_PDC0	The divided value selection bit of PLL for PDC	f н : Horizontal synchronized	00
			DIV_PDC1		Signal frequency	00
		· · · · · · · · · · · · · · · · · · ·	DIV_PDC2		 Clock, set these bits as follows. When teletext (PDC) data is acquired (DIV, PDCS to 0, DIV, PDCS2 to 0, No. 	00
			DIV_PDC3		(= (00000100011)2 • When EPG-J is acquired	00
			DIV_PDC4		$ \left(\begin{array}{c} DIV_PDC8 \ to \ 0, \ DIV_PDC82 \ to \ 0 \\ = (00000101000)_2 \end{array} \right) $	00
			DIV_PDC5			00
			DIV_PDC6			00
			DIV_PDC7			00
			DIV_PDC8			00
			Nothing is	assigned.		x x
				8/4 humming polarity	0 Normal	
				selection bit	1 The 4-bit data of 8/4 humming is reversal-outputted.	00

(22) Address 2316 (=DA5 to 0)

DD15 DD8D	DD7 DD0				
0 0 0					
		Bit symbol	Bit name	Function	RW
	· · · · · · · · · · · · · · · · · · ·	DIV_VPSS0	The PLL fine-tuning bit for VPS	Slice clock frequency fPDc for VPS is adjusted.	00
	· · · · · · · · · · · · · · · · · · ·	DIV_VPSS1		$f VPS = f H X \left(\sum_{n=0}^{8} 2^n DIV_VPSn \right)$	00
	· · · · · · · · · · · · · · · · · · ·	DIV_VPSS2		+ $\sum_{m=0}^{2} 2^{m-3} DIV_VPSSm$)	00
		DIV_VPS0	The divided value selection bit of PLL for VPS	f н : Horizontal synchronized	00
		DIV_VPS1		Liqually 5Ete is specified	00
	· · · · · · · · · · · · · · · · · · ·	DIV_VPS2		$\begin{pmatrix} DIV_VPS8 \text{ to } 0, \\ DIV_VPS8 \text{ to } 0, \\ DIV_VPS2 \text{ to } 0 \\ = (000001011110)_2 \end{pmatrix}$	00
		DIV_VPS3		(00000.0	00
		DIV_VPS4			00
		DIV_VPS5			00
		DIV_VPS6			00
		DIV_VPS7			00
		DIV_VPS8			00
		HORAX_ON	Horizontal synchronized signal selection bit	0 Analog input 1 The digital input of HOR	00
		Reserved b	its	Must set to "0."	×О

(23) Address 2416 (=DA5 to 0)



(24) Address 2516 (=DA5 to 0)

DD1	5				D	D8	DD	7						DDC)						
0	0 0	1	0	0	1	1	0	0	0		0	0									
	11	1	T	T	T	T	Ŧ	Ŧ	Ŧ	÷	÷	Ŧ	Ŧ	T		Bit symbol	Bit name		Function	R	w
	1 1	1			÷.		1					÷	÷					0	Normal		
				ł	1	ł	ł					ł	ł			ADSEL	A/D conversion slice bit	1	The digital value after A/D conversion is given from outside (with register).		5
		1	÷	÷	į.	÷	÷	÷				÷.	÷.				A/D operation control bit	0	Programmable		\sim
					÷	1	÷										AVD Operation control bit	1	Slice period		7
											į_					Reserved b	bits	М	ust set to "0."	0	0
			1	÷	÷	÷												0	Every line (CHECK_START)		_
	11		÷		į.		÷	1								SLICEON_TIM	Slice selection bit	1	Programmable (PRE_START)	\square	7
							Į.	.).								Reserved bits			ust set to "0."	×	0
					i.	i.										Reserved b	bits	м	ust set to "1."	×	С
															Reserved b	pits	м	ust set to "0."	×	Э	
														Reserved b	bit	м	ust set to "1."	×	Э		
																Reserved b	bits	м	ust set to "0."	×	Э

(25) Address 2616 (=DA5 to 0)

DD15	DD8DD7	DD0				
			Bit symbol	Bit name	Function	RW
			DIVP_CK0	The clock division value selection bit for phase comparison with a PDC clock	The divided clock used for the phase comparison with a PDC clock is set up.	00
			DIVP_CK1		$frsc = fPDC \times \sum_{n=0}^{7} 2^{n} DIVS_CKn$	00
			DIVP_CK2		fPDC : The slice clock frequency	00
			DIVP_CK3		tor PDC (please reter to DIV_PDCS0 to 2 and DIV_PDC0 to 8	00
			DIVP_CK4		(address 2216).)	00
			DIVP_CK5		When teletext (PDC) data is acquired DIVP_CK7 to 0 = (00100110)2	00
			DIVP_CK6		DIVP_CK7 to 0 = (00110101)2	00
			DIVP_CK7			00
			DIVV_CK0	The clock division value T selection bit for phase c comparison with a VPS clock	The divided clock used for the phase comparison with a VPS clock is set up frsc = fvps $X \sum_{n=0}^{7} DIVV_CKn$	00
			DIVV_CK1			00
			DIVV_CK2		fvps : The slice clock frequency	00
			DIVV_CK3		tor VPS (refer to DIV_VPSS0 to 2 and DIV_VPS0 to 8	00
			DIVV_CK4		(address 2316).)	00
			DIVV_CK5		Usually, 8D16 is specified. DIVV_CK7 to 0 = (10001101)2	00
			DIVV_CK6			00
			DIVV_CK7			00

(26) Address 2716 (=DA5 to 0)

Bit symbol	Bit name	Function	RW
DLYSEL0	Data slicer control bit5	These are the control bits of the ghost correction circuit	00
DLYSEL1			00
DLYSEL2			00
DLYSEL3			00
DLYSEL4	-		00
DLYSEL5			00
DLYSEL6			00
DLYSEL7			00
WEIGHT0	Data slicer control bit6	These are the control bits of	00
WEIGHT1		the ghost correction circuit.	00
WEIGHT2			00
WEIGHT3			00
WEIGHT4			00
Reserved b	its	Must set to "0."	×О
	Bit symbol DLYSEL0 DLYSEL1 DLYSEL2 DLYSEL3 DLYSEL4 DLYSEL5 DLYSEL6 DLYSEL6 DLYSEL7 WEIGHT0 WEIGHT1 WEIGHT1 WEIGHT2 WEIGHT3 WEIGHT4	Bit symbol Bit name DLYSEL0 Data slicer control bit5 DLYSEL1 Data slicer control bit5 DLYSEL2 DLYSEL3 DLYSEL4 DLYSEL5 DLYSEL5 DLYSEL7 WEIGHT0 Data slicer control bit6 WEIGHT1 WEIGHT2 WEIGHT3 WEIGHT4 Reserved bits	Bit symbol Bit name Function DLYSEL0 Data slicer control bit5 These are the control bits of the ghost correction circuit. DLYSEL1 DLYSEL2 DLYSEL3 DLYSEL4 DLYSEL4 DLYSEL5 DLYSEL5 Data slicer control bit6 These are the control bits of the ghost correction circuit. WEIGHT0 Data slicer control bit6 These are the control bits of the ghost correction circuit. WEIGHT1 VEIGHT2 WEIGHT3 WEIGHT4 WEIGHT4 Must set to "0."

(27) Address 2816 (=DA5 to 0)




(28) Address 2916 (=DA5 to 0)

DD15	DD8DD7	7		DD0			
0000			П				
					Bit symbol	Bit name	Function R W
					VPS_VP0	Setup of a slice start line (Shared by the first field and	If a slice start line is made into SLI_VS
					VPS_VP1	the second field) Usually, 18-line slice data	<the field="" first=""> SLI_VS = $\sum_{2}^{8} 2^{n}$ VPS_VPn + 5</the>
					VPS_VP2	from 10th line is stored. (VPS_VP8 to VPS_VP0 = "516" fixed)	<the field="" second=""></the>
					VPS_VP3		$SLI_VS = \sum_{n=0}^{\infty} 2^{\circ} VPS_VPn + 268$ The data for 18 lines is stored in
					VPS_VP4		Slice RAM from the line set up by this register.
		,			VPS_VP5		00
					VPS_VP6		00
					VPS_VP7		00
					VPS_VP8		00
					SLI_GO	Slice ON/OFF control bit	0 Slice OFF 1 Slice ON
					SYNCSEP_ON0	Synchronous separate selection bit	0 Synchronous separate circuit OFF 1 Synchronous separate circuit ON
					STBSYNCSEP	Synchronous separate input control bit	0 SYNCIN analog input 1 SYNCIN digital input
					Reserved bi	ts	Must set to "0." X O



(29) Address 2A16 (=DA5 to 0)



(30) Address 2B16 (=DA5 to 0)

DD15	DD8DD7	DD0				
0		0 0 0				
			Bit symbol	Bit name	Function	RW
			Reserved bit	is	Must set to "0."	×О
			Nothing is as	ssigned.		x x
			Reserved bit	is	Must set to "0."	×О
			SEL_PDCH	The internal H selection bit for data slicers	SEL_PDCH SEL_VPSH 0 0 External Hsync 0 1 Erom PLL for VPS	00
			SEL_VPSH		0 1 1 0 From PLL for PDC 1 1 VPS or PDC 1 1 VPS or PDC	00
			Reserved bit	t	Must set to "0."	хO
			SEL_PDEC	The clock selection bit for a PLL lock	0 VPS and a PLL lock from Hsync. 1 VPS and a PLL lock from a X'tal system.	00

Rev.1.20 Dec 13, 2005 page 218 of 323 REJ03B0095-0100Z

(31) Address 2C16 (=DA5 to 0)



(32) Address 2D16 (=DA5 to 0)

DD15	DD8	BDD7				DD0				
0 0 0 0 0	0 0			П		\square				
							Bit symbol	Bit name	Function	RW
							PLSNEG0	Slice-ON period selection bit	Refer to PLSPOS0 to 8 (Address 2C16)	00
							PLSNEG1	_		00
					l		PLSNEG2	_		00
				!			PLSNEG3	_		00
			-				PLSNEG4	_		00
			;				PLSNEG5	_		00
		1					PLSNEG6	_		00
		L					PLSNEG7	_		00
							PLSNEG8			00
	<u></u>						Reserved	bits	Must set to "0."	×O

Rev.1.20 Dec 13, 2005 page 219 of 323 REJ03B0095-0100Z



(33) Address 2E16 (=DA5 to 0)

DD15	DD8DD7	DD0				
			Bit symbol	Bit name	Function	RW
			HCOUNT0	Synchronous detection bit	A horizontal synchronized signal is counted. These bits are reset by set	о×
			HCOUNT1		the VERTX bit (address 3316) to "0."	оx
			HCOUNT2			оx
			HCOUNT3			о×
			HCOUNT4			о×
			HCOUNT5			о×
			HCOUNT6			оx
			HCOUNT7			о×
			HCOUNT8			о×
			HCOUNT9			о×
			HCOUNT10			оx
			HCOUNT11			о×
	L		HCOUNT12			о×
			HCOUNT13			о×
			HCOUNT14			о×
!			HCOUNT15			о×

(34) Address 2F16 (=DA5 to 0)

DD15	DD8DD7	DD0						
٥X		XXXX .						
			Bit symbol	Bit name		Function	R	w
-			Nothing is a	assigned.			×	x
			Reserved b	bit	Se	et to "0" usually	×	0
			STB_RES	Extended register all reset bit	0	Normal It resets to address 0016 to the address 2E16 extended register.	0	0

Rev.1.20 Dec 13, 2005 page 220 of 323 REJ03B0095-0100Z



(35) Address 3016 (=DA5 to 0)



			-	-		
				÷		

Rev.1.20 Dec 13, 2005 page 221 of 323 REJ03B0095-0100Z

RENESAS

JSTCKON

RMTSEL

Nothing is assigned.

ON/OFF of JUST CLOCK

Remote control header

polarity selection bit

filter selection bit.

256 divide

O¦O

xix

O¦O

0

1

0

1

Filter OFF

Filter ON

No reverse

reverse

(38) Address 3316 (=DA5 to 0)

DD	15			טט	8DL	7					DD0					
		0	0		Ļ	Ļ		Ц				[_
												Bit symbol	Bit name	Function	RV	V
											1.	 RMHTD1(0)	Remote control header length selection bit	Refer to RMHTD0 (0) to (8)(address 3216).	00	2
												 RMHTD1(1)		,	0	2
										ĺ		 RMHTD(2)			00	5
									¦			 RMHTD1(3)		,	00	2
												 RMHTD1(4)		,	00	2
							į_					 RMHTD1(5)		,	00	2
						1						 RMHTD1(6)			00	2
												 RMHTD1(7)		-	00	2
				ļ								 RMHTD1(8)			0	2
												 FILDIV0	Clock division value of remote control pulse selection bit	Clock division value for Remote control torelance period measurement is selected. (Note 1)	00	2
														FILDIV0 Sub clock divided value 0 No divided 1 2		
				 								 Reserved b	Dit	Must set to "0."	×c	7
				 								 VERTX	Synchronous detection reset bit	0 Reset 1 Horizontal synchronized signal count	00	2
				 								 Reserved b	pit	Must set to "0."	00	2
	L			 								 FILDIV1(0)	Clock division value of remote control pulse filter	FILDIV1(1) FILDIV1(0) Sub clock divided value 0 0 2 0 4 4	0	2
				 								 FILDIV1(1)	selection bit	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	00	2

Note 1. Refer to RMHTD0 (0) to (8) (address 3216)

(39) Address 3416 (=DA5 to 0)



Rev.1.20 Dec 13, 2005 page 222 of 323 REJ03B0095-0100Z



(40) Address 3516 (=DA5 to 0)

DD1	5				DD	8DI	D7				DD0							
	0	0	0	0														
-				-								Bit symbol	Bit name			Funct	ion	RW
												 HINT_LINE0	H_INT interruption position selection bit	A p H_	period after INT rises is	V is ir coun	nputted until ted.	00
												 HINT_LINE1		v	1			00
											 	 HINT_LINE2		н	<u>†</u> 1111			00
										¦	 	 HINT_LINE3		H_IN	т			00
									<u>!</u>		 	 HINT_LINE4			× Σ 2 ⁿ HIN	T_LIN	→ NEn	00
								1_			 	 HINT_LINE5			n=0			00
							i				 	 HINT_LINE6						00
											 	 HINT_LINE7						00
											 	 HINT_LINE8						00
											 	 PTC8	Port P11 output control bit	P	PTC8 PT	D8 D	Fixed to "L"	00
					 						 	 PTD8			1 (1 ·) 1	reverse (Note 1) No reverse (Note 1)	00
	<u> </u>	.i.		<u>.</u>	 						 	 Reserved bi	it	Mu	st set to "0."			×о
ļ					 						 	 EXAOFF	P11 output signal selection bit (Note 2)	0	SLICEOI H_INT si	N sigr gnal (nal (Note 3)	00

Note 1. Signal selected by the EXAOFF bit is output.

Note 2. For PTC8 = "1" setting.

Note 3. Refer to HINT_LINEn.



(41) Address 3616 (=DA5 to 0)

DD	15		DD	8DD7	DD0				
						Bit symbol	Bit name	Function	RW
						VINT0	SLICEON interruption control test bit	0000 : Interrupt disabled (Note 3) 1011 : Interrupt enabled	00
						VINT1		Others : Do not set up	00
						VINT2		When the period of data acquisition expires, the interrupt occurs by setting these bits to 1011.	00
						VINT3		Set up the TB5IC register (Note 4) when use by "Interrupt enabled."	00
						INTRMT0	Remote control interruption control bit (Note 1)	0000 : Interrupt disabled (Note 3) 1010 : Interrupt enabled	00
						INTRMT1		Others : Do not set up	00
						INTRMT2		when use by "Interrupt enabled."	00
						INTRMT3			00
						HINT0	HINT interruption control test bit (Note 2)	0000 : Interrupt disabled (Note 3) 1001 : Interrupt enabled	00
						HINT1		Others : Do not set up	00
						HINT2		Set up the TB3IC register (Note 4) when use by "Interrupt enabled."	00
						HINT3			00
		·				SECINT0	Clock timer interruption control bit	0000 : Interrupt disabled (Note 3) 1000 : Interrupt enabled (Note 5)	00
						SECINT1		Others : Do not set up	00
	l					SECINT2		Set up the TB2IC register (Note 4) when use by "Interrupt enabled."	00
1						SECINT3			00

Note 1. Refer to 2.14.6 Expansion Register Construction Composition.

Note 2. Refer to the function of HINT_LINEn (Address 3516.)

Note 3. Set these bits to 0000 when use the interrupt of Timer B3, Timer B4, or Timer B5.

Note 4. Refer to Figure 2.7.3 Interrupt Control Registers. Note 5. When the second counter (Address 3916) is changed, an interrupt is generated every 1 second.

(42) Address 3716 (=DA5 to 0)



(43) Address 3816 (=DA5 to 0)

D	D15					[DD8	3DD	7					D	D0				
	0	0	0	0 (0 0) 0	0	0	0	0	0	0	0	0	0				
Ĵ	Ţ	ł					1		-	T	T	T	1	Ţ	Ţ	Bit symbol	Bit name	Function	RW
				<u>.</u>				.).	-i-				<u>.</u>			Reserved	bit	Must set to "0."	00



(44) Address 3916 (=D	DA5 to 0)				
DD15 DD8DD7	DD0				
		Bit symbol	Bit name	Function	RW
		SECOUT0	Clock Timer Second Setting Bit	Set seconds (0 to 59 seconds) of clock timer.	00
		SECOUT1		The settable values are 0 to 59.	00
		SECOUT2			00
		SECOUT3			00
		SECOUT4			00
		SECOUT5			00
		Nothing is a	ssigned.		××
		RTCON	Clock Timer Operation	0 Clock timer operates	00
		IN CON	Selection Bit	1 Clock timer stops	
		Nothing is a	ssigned.	-	x x
		SECJUST	Second Just Setting Bit	When writing "1", less than second of the clock timer is reset. When reading, the value is "0".	×О
	L				

(45) Address	3A16 (=DA5	5 to 0)				
DD15	DD8DD7	DD0				
	╶┨┊┨┊┨	└┼┼┼┼┼┤╶╷	Dit er meh el	Ditagene	Function	р!w
			Bit symbol	Bit name	Function	K V
			MINOUT0	Clock Timer Minute Setting Bit	Set hours and minutes of the clock timer by the minute.	00
			MINOUT1		The settable values are 0 to 1439 (00:00 to 23:59)	00
			MINOUT2			00
			MINOUT3			00
			MINOUT4			00
			MINOUT5			00
			MINOUT6			00
			MINOUT7			00
			MINOUT8			00
			MINOUT9			00
			MINOUT10			00
			Nothing is a	ssigned.		x x

Rev.1.20 Dec 13, 2005 page 226 of 323 REJ03B0095-0100Z



(46) Address 3B16 (=DA5 to 0)

DD15	DD8	BDD7	DD0				
			\square				
			Ţ [Bit symbol	Bit name	Function	RW
			·	DAYCUONT0	Clock Timer Day Setting Bit	Set days of the clock timer. The settable value are 0 to 65535.	00
		_		DAYCUONT1			00
				DAYCUONT2			00
		· · · · · · · · · · · · · · · · · · ·		DAYCUONT3			00
				DAYCUONT4			00
				DAYCUONT5			00
				DAYCUONT6			00
				DAYCUONT7			00
				DAYCUONT8			00
				DAYCUONT9			00
				DAYCUONT10			00
	· · · · · · · · · · · · · · · · · · ·			DAYCUONT11			00
				DAYCUONT12			00
				DAYCUONT13			00
				DAYCUONT14			00
				DAYCUONT15			00

(47) Address 3C16 (=DA5 to 0)



(48) Address 3D16 (=DA5 to 0)

	15					0	DD8	BDD	7						DD	0				
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0]				
	1	1	Ì	Ì	H	T	1	1	1	1	÷	-	:	÷	1		Bit symbol	Bit name	Function	RW
							!										Reserved	bits	Must set to "0."	00

(49) Address 3E16 (=DA5 to 0)



(50) Address 3F16 (=DA5 to 0)

DD15	DD8DD7	DD0				
			Bit symbol	Bit name	Function	RW
			Nothing is a	ssigned.		××
			Reserved bi	t	Must set to "0."	×O



2.14.6 Expansion Register Construction Composition

(1) Acquisition timming

The SLICEON signal is output in the acquisition possible period.



Figure 2.14.11 Acquisition timing

(2) Synchronized signal detection circuit

The number of pulses of the horizontal synchronized signal of a compound video signal is counted during a fixed period. The horizontal synchronous number of pulses can always be read from an expansion register.

A block diagram is shown in Figure. 2.14.12.



RENESAS

Figure 2.14.12 Block diagram of Synchronized detection circuit

Rev.1.20 Dec 13, 2005 page 229 of 323 REJ03B0095-0100Z

(3) Register related to Slicer

The relation between V, H signal, and the register related to slicer is shown in Figure. 2.14.13 and Figure. 2.14.14.



Figure 2.14.13 Register related to slicer (1)



Figure 2.14.14 Register related to slicer (2)

Rev.1.20 Dec 13, 2005 page 230 of 323 REJ03B0095-0100Z

(4) Remote control pattern recognition

Pattern matching of remote control is performed using a sub clock oscillation. Remote control input is input from RMTIN terminal. Interruption is generated when pattern matching is in agreement. The example of a waveform of pattern matching is shown in Figure.2.14.15.

The flow of pattern matching is shown in Figure.2.14.16.



Figure 2.14.15 Example of waveform of pattern matching



Figure 2.14.16 Flow of pattern matching

Rev.1.20 Dec 13, 2005 page 231 of 323 REJ03B0095-0100Z

2.14.7 8/4 Humming Decoder

8/4 humming decoder opetates only by written the data which is 8/4 humming- encoded to 8/4 humming register (address 021A16). 8/4 humming register consists of 16 bits, can decode two data at once. Can obtain the decoded result by reading 8/4 humming register, and the decoded value and error information are output. Corrects and outputs the decoded value for single error, and outputs only error information for double error. Decoded result is shown in Figure 2.14.17 and humming 8/4 register composition is shown in Figure 2.14.18.



Figure 2.14.17 Decoded result





2.14.8 24/18Humming Decoder

24/18 humming decoder operates only by written the data which is 24/18 humming-encoded to 24/18 humming register 0 (address 021C16) and 1 (address 021E16). Can obtain the decoded result by reading the same 24/18 humming register, and the decoded value and error infomation are outuput. Decoded result is shown in Figure 2.14.19 and humming 24/18 register composition is shown in Figure 2.14.20.



Figure 2.14.19 Decoded result



Figure 2.14.20 Humming 24/18 register composition

Rev.1.20 Dec 13, 2005 page 233 of 323 REJ03B0095-0100Z

Continuous error correction

When uses humming 8/4 (address 021A16) at tha same time as humming 24/18, can do the continuous error correction.

Continuous error correction sequence is shown in Figure 2.14.21.



Figure 2.14.21 Continuous error correction sequence

Then, because using a part of circuit of humming 8/4 about this operation, cannot use this operation at the same time.

When using the humming circuit, do the decoded result reading operation at once after the setting data of humming. And do not access other memories (Including the humming circuit) before reading of the decoded result.



2.14.9 I/O Composition of pins for Expansion Function

Figure 2.14.22 and figure 2.14.23 show pins for expansion function.





Rev.1.20 Dec 13, 2005 page 235 of 323 REJ03B0095-0100Z



Figure 2.14.23 Pins for expansion function (2)



2.15 Programmable I/O Ports

The programmable input/output ports (hereafter referred to simply as "I/O ports") consist of 87 lines P0 to P10 (except P85). Each port can be set for input or output every line by using a direction register, and can also be chosen to be or not be pulled high every 4 lines. P85 is an input-only port and does not have a pull-up resistor. Port P85 shares the pin with $\overline{\text{NMI}}$, so that the $\overline{\text{NMI}}$ input level can be read from the P8 register P8_5 bit.

Figures 2.15.1 to 2.15.5 show the I/O ports. Figure 2.15.6 shows the I/O pins.

Each pin functions as an I/O port, a peripheral function input/output, or a bus control pin.

For details on how to set peripheral functions, refer to each functional description in this manual. If any pin is used as a peripheral function input, set the direction bit for that pin to "0" (input mode). Any pin used as an output pin for peripheral functions is directed for output no matter how the corresponding direction bit is set.

When using any pin as a bus control pin, refer to "Bus Control."

(1) Port Pi Direction Register (PDi Register, i = 0 to 10)

Figure 2.15.7 shows the direction registers.

This register selects whether the I/O port is to be used for input or output. The bits in this register correspond one for one to each port.

During memory extension and microprocessor modes, the PDi registers for the pins functioning as bus control pins (A0 to A19, D0 to D15, CS0 to CS3, RD, WRL/WR, WRH/BHE, ALE, RDY, HOLD, HLDA, and BCLK) cannot be modified.

No direction register bit for P85 is available.

(2) Port Pi Register (Pi Register, i = 0 to 10)

Figure 2.15.8 show the Pi registers.

Data input/output to and from external devices are accomplished by reading and writing to the Pi register. The Pi register consists of a port latch to hold the output data and a circuit to read the pin status. For ports set for input mode, the input level of the pin can be read by reading the corresponding Pi register, and data can be written to the port latch by writing to the Pi register.

For ports set for output mode, the port latch can be read by reading the corresponding Pi register, and data can be written to the port latch by writing to the Pi register. The data written to the port latch is output from the pin. The bits in the Pi register correspond one for one to each port.

During memory extension and microprocessor modes, the PDi registers for the pins functioning as bus control pins (A0 to A19, D0 to D15, CS0 to CS3, RD, WRL/WR, WRH/BHE, ALE, RDY, HOLD, HLDA, and BCLK) cannot be modified.

(3) Pull-up Control Register 0 to Pull-up Control Register 2 (PUR0 to PUR2 Registers) Figure 2.15.9 shows the PUR0 to PUR2 registers.

The PUR0 to PUR2 register bits can be used to select whether or not to pull the corresponding port high in 4 bit units. The port chosen to be pulled high has a pull-up resistor connected to it when the direction bit is set for input mode.

However, the pull-up control register has no effect on P0 to P3, P40 to P43, and P5 during memory extension and microprocessor modes. Although the register contents can be modified, no pull-up resistors are connected.

(4) Port Control Register

Figure 2.15.10 shows the port control register.

When the P1 register is read after setting the PCR register's PCR0 bit to "1", the corresponding port latch can be read no matter how the PD1 register is set.



Rev.1.20 Dec 13, 2005 page 238 of 323 REJ03B0095-0100Z



Downloaded from Elcodis.com electronic components distributor



Downloaded from Elcodis.com electronic components distributor



Downloaded from Elcodis.com electronic components distributor









Rev.1.20 Dec 13, 2005 page 242 of 323 REJ03B0095-0100Z









Rev.1.20 Dec 13, 2005 page 245 of 323 REJ03B0095-0100Z



Figure 2.15.10. PCR Register



Pin name	Connection
Ports P0 to P7, P80 to P84, P86 to P87, P9 to P10	After setting for input mode, connect every pin to Vss via a resistor(pull-down); or after setting for output mode, leave these pins open. (Note 1, 2,3)
XOUT (Note 4)	Open
NMI (P85)	Connect via resistor to Vcc (pull-up)
AVcc	Connect to Vcc
AVSS, VREF, BYTE	Connect to Vss

Note 1: When setting the port for output mode and leave it open, be aware that the port remains in input mode until it is switched to output mode in a program after reset. For this reason, the voltage level on the pin becomes indeterminate, causing the power supply current to increase while the port remains in input mode. Furthermore, by considering a possibility that the contents of the direction registers could be changed by noise or noise-induced runaway, it is recommended that the contents of the direction registers be periodically reset in software, for the increased reliability of the program.

Note 2: Make sure the unused pins are processed with the shortest possible wiring from the microcomputer pins (within 2 cm).

Note 3: When the ports P70 and P71 are set for output mode, make sure a low-level signal is output from the pins. The ports P70 and P71 are N-channel open-drain outputs.

Note 4: With external clock input to XIN pin.

Table 2.15.2. Unassigned Pin Handling in Memory Expansion Mode and Microprocessor Mode

Pin name	Connection
Ports P0 to P7, P80 to P84, P86 to P87, P9 to P10	After setting for input mode, connect every pin to Vss via a resistor (pull-down); or after setting for output mode, leave these pins open. (Note 1, 2, 3, 4)
P45 / CS1 to P47 / CS3	Connect to Vcc via a resistor (pulled high) by setting the PD4 register's corresponding direction bit for CSi (i=1 to 3) to "0" (input mode) and the CSR register's CSi bit to "0" (chip select disabled).
BHE, ALE, HLDA, XOUT (Note 5), BCLK (Note 6)	Open
HOLD, RDY, NMI (P85)	Connect via resistor to Vcc (pull-up)
AVcc	Connect to Vcc
AVSS, VREF	Connect to Vss

Note 1: When setting the port for output mode and leave it open, be aware that the port remains in input mode until it is switched to output mode in a program after reset. For this reason, the voltage level on the pin becomes indeterminate, causing the power supply current to increase while the port remains in input mode. Furthermore, by considering a possibility that the contents of the direction registers could be changed by noise or noise-induced runaway, it is recommended that the contents of the direction registers be periodically reset in software, for the increased reliability of the program.

Note 2: Make sure the unused pins are processed with the shortest possible wiring from the microcomputer pins (within 2 cm).

Note 3: If the CNVss pin has the Vss level applied to it, these pins are set for input ports until the processor mode is switched over in a program after reset. For this reason, the voltage levels on these pins become indeterminate, causing the power supply current to increase while they remain set for input ports.

Note 4: When the ports P70 and P71 are set for output mode, make sure a low-level signal is output from the pins. The ports P70 and P71 are N-channel open-drain outputs.

Note 5: With external clock input to XIN pin.

Note 6: If the PM07 bit in the PM0 register is set to "1" (BCLK not output), connect this pin to Vcc via a resistor (pulled high).

Rev.1.20 Dec 13, 2005 page 247 of 323 REJ03B0095-0100Z





Figure 2.15.11. Unassigned Pins Handling



3. Electrical Characteristics

Symbol		Parameter	Condition	Rated value	Unit
Vcc1, Vcc2	Supply volta	ge	Vcc2=AVcc	-0.3 to 6.0	V
Vcc1	Supply volta	ge	Vcc1	-0.3 to Vcc2	V
AVcc	Analog supp	ly voltage	Vcc2=AVcc	-0.3 to 6.0	V
Vdd2, Vdd3	Analog supp	ly voltage	Vcc2=Vdd2=Vdd3	-0.3 to 6.0	V
VI	Input voltage	RESET, CNVss, BYTE, P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P85 to P87, P90 to P97, P100 to P107, VREF, XIN, M1, START		-0.3 to Vcc2 + 0.3	V
		P60 to P67, P70 to P77, P80 to P84		-0.3 to Vcc1 + 0.3	V
		P70, P71		-0.3 to 6.0	V
Vo	Output voltage	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P86, P87, P90 to P97, P100 to P107, P11 XouT		-0.3 to Vcc2 + 0.3	V
		P60 to P67, P70 to P77, P80 to P84		-0.3 to Vcc1 + 0.3	V
		P70, P71		-0.3 to 6.0	V
Pd	Power dissip	pation	Topr=25 °C	550	mW
Topr	Operating a	mbient temperature		-20 to 70	°C
Tstg	Storage tem	perature		-20 to 125	°C

Table 3.1. Absolute Maximum Ratings

Note: Following setting is required: Vcc1 ≤ Vcc2



Oursels al		Dawawast		Standard				
Symbol		Paramet	er	Min.	Тур.	Max.	Unit	
VCC1, VCC2	Supply voltage	e (VCC1 ≤ VCC2)		2.0	5.0	5.5	V	
AVcc	Analog suppl	y voltage		VCC2		V		
VDD2, VDD3	Analog suppl	y voltage			Vcc2		V	
Vss	Supply voltage	le			0		V	
AVss	Analog suppl	y voltage			0		V	
	HIGH input	P31 to P37, P40 to P47, P50 to	P57	0.8Vcc2		VCC2	V	
	voltage	P00 to P07, P10 to P17, P20 to	P27, P30 (during single-chip mo	de) 0.8Vcc2		Vcc2	V	
VIH		P00 to P07, P10 to P17, P20 to (data input during memory exp	P27, P30 pansion and microprocessor mod	des) 0.5Vcc2		VCC2	V	
		P60 to P67, P72 to P77, P80 to	P84	0.8Vcc1		Vcc1	V	
		P85 to P87, P90 to P97, P100 t XIN, RESET, CNVSS, BYTE, M	o P107, 11, START, TEST3	0.8Vcc2		Vcc2	V	
		P70, P71		0.8Vcc		5.75	V	
	LOW input	P31 to P37, P40 to P47, P50 to	P57	0		0.2Vcc2	V	
	voltage	P00 to P07, P10 to P17, P20 to	de) 0		0.2Vcc2	V		
VIL		P00 to P07, P10 to P17, P20 to (data input during memory exp	des) 0		0.16Vcc2	V		
		P60 to P67, P70 to P77, P80 to	P84	0		0.2Vcc1	V	
		P85 to P87, P90 to P97, P100 t XIN, RESET, CNVss, BYTE, M	P85 to P87, P90 to P97, P100 to P107, XIN, RESET, CNVss, BYTE, M1, START, TEST3			0.2Vcc2	V	
VCVIN	Composite vi	deo input voltage CVIN	I, SYNCIN		2V p-p		V	
I _{OH (peak)}	HIGH peak o current (Note	utput P00 to P07, P10 to P1 2, Note3) P40 to P47, P50 to P5 P80 to P84,P86,P87,P9 P11	7, P20 to P27,P30 to P37, 7, P60 to P67,P72 to P77, 80 to P97,P100 to P107,			-10.0	mA	
I _{OH (avg)}	HIGH averag output currer	e P00 to P07, P10 to P1: t P40 to P47, P50 to P5: P80 to P84,P86,P87,P9 P11	7, P20 to P27,P30 to P37, 7, P60 to P67,P72 to P77, 10 to P97,P100 to P107,			-5.0	mA	
I _{OL (peak)}	LOW peak of current	Itput P00 to P07, P10 to P17 P40 to P47, P50 to P57 P80 to P84,P86,P87,P9 P11	7, P20 to P27,P30 to P37, 7, P60 to P67,P70 to P77, 10 to P97,P100 to P107,			10.0	mA	
I _{OL (avg)}	LOW averag output currer	e P00 to P07, P10 to P17 t P40 to P47, P50 to P57 P80 to P84,P86,P87,P9 P11	7, P20 to P27,P30 to P37, 7, P60 to P67,P70 to P77, 10 to P97,P100 to P107,			5.0	mA	
f (Xin)	Main clock in (Note 4)	put oscillation frequency	Vcc2 =2.9 to 5.	5V 0		16	MHz	
f (Xcin)	Sub-clock os	cillation frequency	Vcc2 =2.0 to 5.4 (No	5V te 5)	32.768	50	kHz	
f (BCLK)	CPU operatio	n clock	. *	0		16	MHz	

Table 3.2. Recommended Operating Conditions (Note 1)

Note 1: Referenced to Vcc = Vcc1 = Vcc2 = 2.0 to 5.5V at Topr = -20 to 70 °C unless otherwise specified.

When operating in microprocessor and memory expansion mode, use this device under the conditions of Vcc = Vcc1 = Vcc2 = 4.5 to 5.5V at Topr = -20 to 70 $^{\circ}$ C

(If Vcc1 and Vcc2 are less than 4.0V, it cannot be used.)

Note 2: The mean output current is the mean value within 100ms.

Note 2. The inear output content is the mean value within 100ms. Note 3: The total IoL (peak) for ports P0, P1, P2, P3, P4, P5, P86, P87, P9, P10 and P11 must be 80mA max. The total IoL (peak) for ports P6, P7 and P80 to P84 must be 80mA max. The total IoH (peak) for ports P0, P1, and P2 must be -40mA max. The total IoH (peak) for ports P3, P4 and P5 must be -40mA max. The total IoH (peak) for ports P6, P7, and P80 to P84 must be -40mA max. The total IOH (peak) for ports P86, P87, P9, P10 and P11 must be -40mA max.

Note 4: Use the Vcc1 and Vcc2 power supply voltage on the following conditions.

• Vcc1 = 3.00V to Vcc2, Vcc2 = 4.00V to 5.5V (at f(XIN) = 16MHz)

• Vcc1 = 2.90V to Vcc2, Vcc2 = 2.90V to 5.5V (at f(XIN) = 16MHz, at divide-by-8 or 16)

Note 5: Use in low power dissipation mode. When operating on low voltage (Vcc = 3.0V), only single-chip mode can be used. If the Vcc2 supply voltage is less than 2.6 V, be aware that only the CPU, RAM, clock timer, interrupt, and Input/Output ports can be used. Other control circuits (e.g., timers A and B, serial I/O, UART) cannot be used.

Rev.1.20 Dec 13, 2005 page 250 of 323 REJ03B0095-0100Z



Symbol	Deremeter		S	Lloit			
Symbol	Parameter		Min.	Тур.	Max.	Unit	
-	Resolution	Vref =V	′cc			8	Bits
_	Absolute accuracy	Vpcc-	ANo to AN7 input			±3	LSB
		VCC = 5V	ANEX0, ANEX1 input External operation amp			±4	LSB
RLADDER	Ladder resistance	VREF =V	cc	10		40	kΩ
tCONV	Conversion time(8bit), Sample & hold function available	Vref =V	CC =5V, ØAD=10MHz	2.8			μS
t SAMP	Sampling time			0.3			μs
Vref	Reference voltage			4.5		Vcc	V
Via	Analog input voltage			0		VREF	V

Table 3.3. A-D Conversion Characteristics (Note 1)

Note 1: Referenced to Vcc2=AVcc=VREF=4.5 to 5.5 V, Vss=AVss=0V at Topr = -20 to 70 °C unless otherwise specified. Note 2: AD operation clock frequency (ØAD frequency) must be 10 MHz or less. Note 3: A case without sample & hold function turn ØAD frequency into 250 kHz or more.

A case with sample & hold function turn ØAD frequency into 1 MHz or more.

Table 3.4. Flash Memory Version Electrical Characteristics (Note 1)

Symbol	Paramotor	Measuring condition				
Symbol	Falalletei	Neasoning condition	Min.	Тур.	Max	Unit
	Word program time			30	200	μS
—	Block erase time			1	4	S
—	Lock bit program time			30	200	μs
tps	Flash memory circuit stabilization wait time				15	μS

Note 1: Referenced to Vcc2=4.75 to 5.25 V at Topr = 0 to 60 °C unless otherwise specified.

Note 2: n denotes the number of block erases.

Table 3.5. Flash Memory Version Program/Erase Voltage and Read Operation Voltage Characteristics

(at	Topr	= 0	to	60 ^c	C)
-----	------	-----	----	-----------------	----

Flash program, erase voltage	Flash read operation voltage
$Vcc2 = 5.0 \pm 0.25 V$	Vcc2 = 2.0 to 5.5 V

Table 3.6. Power Supply Circuit Timing Characteristics

Symbol	Parameter	Measuring condition	Standard			Linit
0,		incasaring containent	Min.	Тур.	ax.	Unit
td(P-R)	Time for internal power supply stabilization during powering-on				2	ms
td(R-S)	STOP release time	V/cc = 5 0V/			150	μs
td(W-S)	Low power dissipation mode wait mode release time	VCC = 5.0V			150	μs
td(M-L)	Time for internal power supply stabilization when main clock oscillation starts (Note)				50	μS

Note : At XIN-XOUT generation.



Rev.1.20 Dec 13, 2005 page 251 of 323 REJ03B0095-0100Z



VCC1 = VCC2 = 5V

Symbol	Parameter		Managering condition	Standard			Unit	
Oymbol		1 arameter		Measuring condition	Min	Тур.	Max.	01110
Vон	HIGH output voltage	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P86, P87, P100 to P107, P11		Іон=-5mA	Vcc2-2.0		VCC2	V
		P60 to P67, P72 to P77, P80 to P84		Іон=-5mA	Vcc1-2.0		VCC1	V
Vон	HIGH output voltage	H output P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P86, P87, P90 to P97, P100 to P107, P11		Іон=-200µА	Vcc2-0.3		VCC2	V
	P60 to P67, P72 to P77, P80 to P84			Іон=-200µА	Vcc1-0.3		Vcc1	V
Vон	HIGH output voltage			Vcc=4.5V, Iон=-0.05mA	3.75			V
Vон	HIGH output voltage	Хоит	HIGHPOWER	Iон=-1mA	Vcc2-2.0		Vcc2	v
			LOWPOWER	Iон=-0.5mA	Vcc2-2.0		VCC2	
			HIGHPOWER	With no load applied		2.5		v
	voltage		LOWPOWER	With no load applied		1.6		
Vol	LOW output voltage	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P86, P87, P90 to P97, P100 to P107 P11		lol=5mA			2.0	V
		P60 to P67, P70 to P77, P80 to P84		IoL=5mA			2.0	V
Vol	LOW output voltage	P0o to P07, P1o to P1 P3o to P37, P4o to P4 P86, P87, P9o to P97, P11	7, P20 to P27, 7, P50 to P57, P100 to P107,	lol=200µA			0.45	V
		P60 to P67, P70 to P77, P80 to P84		Ιο ι=200μ Α			0.45	V
Vol	LOW output voltage	W output tage LP2 to LP4		Vcc=4.5V, IoL=0.05mA			0.4	V
Mai	LOW output	Vour	HIGHPOWER	loL=1mA			2.0	
VOL	voltage	2001	LOWPOWER	IoL=0.5mA			2.0	v
	LOW output	Хсонт	HIGHPOWER	With no load applied		0		v
	voltage	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	LOWPOWER	With no load applied		0		·
VT+-VT-	Hysteresis HOLD, RDY, TA0in to TA4in, TB0in to TB5in, INTo to INTs, NMI, ADTRG, CTSo to CTS2, SCL, SDA, CLKo to CLK4, TA2our to TA4our, Klo to Kl3, RxDo to RxD2, Sina, Sina			0.2		1.0	V	
VT+-VT-	Hysteresis RESET			0.2		2.2	V	
Ін	HIGH input current P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P107, XIN, RESET, CNVss, BYTE, M1, START		VI=5V			5.0	μΑ	
I _{IL}	LOW input current P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P107, XIN, RESET, CNVss, BYTE, M1, START		VI=0V			-5.0	μA	
R _{PULLUP}	Pull-up resistance P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P72 to P77, P80 to P84, P86, P87, P90 to P97, P100 to P107		VI=0V	30	50	170	kΩ	
R _{fXIN}	Feedback resistance XIN					1.5		MΩ
R _{fXCIN}	Feedback resistance XCIN				15		MΩ	
VRAM	RAM retention voltage		Stop mode	2.0			V	
V SYNCIN	Sync voltage amplitude			0.3	0.6	1.2	V	
V dat(text)	Teletext data voltage amplitude			0.6	0.9	1.4	V	
fн	Horizontal synchronous signal frequency		quency		14.6	15.625	17.0	kHz
	· · · · · · ·			1	-		-	

Table 3.7. Electrical Characteristics (1) (Note 1)

Note 1: Referenced to Vcc=Vcc1=Vcc2=4.50 to 5.50 V, Vss=0V at Topr = -20 to 70 °C, f(BCLK)=16MHz unless otherwise specified.

Rev.1.20 Dec 13, 2005 page 252 of 323 REJ03B0095-0100Z
Symbol		Por	motor	Measuring condition		Standard		Linit
Symbol			Measuring condition	Min.	Тур.		Unit	
Vон	HIGH output P00 to F voltage P40 to F P80 to F	P07,P10 to P47,P50 to P84,P86,P	9 P17,P20 to P27,P30 to P37, 9 P57,P60 to P67,P72 to P77, 87,P90 to P97,P100 to P107, P11	lон=-1mA	Vcc-0.5		Vcc	v
	HIGH output voltage	Хоит	HIGHPOWER	lo⊫-0.1mA	Vcc2-0.5		Vcc2	
Voн	l lion oup at rollage		LOWPOWER	Іон=-50µА	Vcc2-0.5		VCC2	V
VOIT	HIGH output voltage	Хсоит	HIGHPOWER	With no load applied		2.5		V
	- non output tonage		LOWPOWER	With no load applied		1.6		
Vol	LOW output P00 to voltage P40 to P80 to	P07,P10 t P47,P50 t P84,P86,F	o P17,P20 to P27,P30 to P37, o P57,P60 to P67,P70 to P77, v87,P90 to P97,P100 to P107, P11	IoL=1mA			0.5	v
	LOW output voltage	Xout	HIGHPOWER	IoL=-0.1mA			0.5	
Voi		7001	LOWPOWER	IoL=-50μA			0.5	
VOL	LOW output voltage	X	HIGHPOWER	With no load applied		0		
	LOW output Voltage	ACOUT	LOWPOWER	With no load applied		0		
VT+-VT-	Hysteresis TA0IN to CLK0 to	TA4IN, TI CLK4, TA	30in to TB5in, INTo to INTs, NMI, 20u⊤ to TA4ou⊤, KIo to KI3		0.2		0.8	v
VT+-VT-	Hysteresis RES	ET			0.2	(0.7)	1.8	V
Ін	HIGH input current P00 to F P40 to F P80 to F XIN, RE	207,P10 to 247,P50 to 287,P90 to SET, CN	P17,P20 to P27,P30 to P37, P57,P60 to P67,P70 to P77, P97,P100 to P107, /ss, BYTE, M1, START	Vi=3V			4.0	μΑ
hL.	LOW input current P00 to F P40 to F P80 to F XIN, RE	207,P10 to 247,P50 to 287,P90 to SET, CN	P17,P20 to P27,P30 to P37, P57,P60 to P67,P70 to P77, P97,P100 to P107, /ss, BYTE, M1, START	Vi=0V			-4.0	μΑ
RPULLUP	Pull-up P00 to F resistance P40 to F P80 to F	207,P10 to 247,P50 to 284,P86,P	P17,P20 to P27,P30 to P37, P57,P60 to P67,P72 to P77, 87,P90 to P97,P100 to P107,	VI=0V	50	100	500	kΩ
Rfxin	Feedback resistance	Xin				3.0		MΩ
Rfxcin	Feedback resistance	Xcin				25		MΩ

Table 3.8. Electrical Characteristics (2) (Note)

Note : Referenced to Vcc=Vcc1=Vcc2=3.0V, Vss=0V at Topr = -20 to 70 °C, f(XcIN)=32kHz unless otherwise specified. Use in single-chip mode and low power dissipation mode.



Symbol	Par	Parameter		Measuring condition		Standard		1.1
- Cymbol	1 41			modoumig condition		Тур.	Max.	Unit
		In single-chip mode, the output pins are open and other pins are	Mask ROM	f(BCLK)=16MHz, Vcc=5.0V		50	100	mA
		Vss	Flash memory	f(BCLK)=16MHz, Vcc=5.0V		50	100	mA
			Flash memory Program	f(BCLK)=16MHz, Vcc=5.0V		15		mA
			Flash memory Erase	f(BCLK)=16MHz, Vcc=5.0V		25		mA
			Mask ROM	f(Xcin)=32kHz,		05		uА
lcc	Power supply current			Low power dissipation mode, ROM(Note 3), (Note4) Vcc=5.0V		25		pu t
			Flash memory	f(BCLK)=32kHz, Low power dissipation mode, RAM(Note 3), (Note4) Vcc=5.0V		25		μΑ
				f(BCLK)=32kHz Low power dissipation mode, Flash memory(Note 3), (Note4) Vcc=5.0V		420		μΑ
			Mask ROM	f(BCLK)=32kHz, Wait mode (Note 2), (Note4) Oscillation capacity High		7.5		μΑ
			Flash memory	f(BCLK)=32kHz, Wait mode(Note 2), (Note4) Oscillation capacity Low Vcc=5.0V		5.0	10.0	μΑ
				f(BCLK)=32kHz, Wait mode (Note 2), (Note4) Oscillation capacity High Vcc=3.0V		6.0		μΑ
				f(BCLK)=32kHz, Wait mode(Note 2), (Note4) Oscillation capacity Low Vcc=3.0V		2.0	8.0	μΑ
				Stop mode, (Note4) Topr=25°C Vcc=5.0V		0.8	5.0	μΑ

Table 3.9. Electrical Characteristics (2) (Note 1)

Note 1: Referenced to Vcc1=Vcc2= 5V, Vss=0V at Topr =25 °C, f(BCLK)=16MHz unless otherwise specified. Note 2: With one timer operated using fc32. (Slicer operation OFF) Note 3: This indicates the memory in which the program to be executed exists.

Note 4: • All of VDD2 and VDD3 are at the same potential level as VCC2.

• Extension registers (addresses 0016 through 3F16) are set to the initial state.

• Inputs to the SYNCIN and CVIN1 pins are disabled.

• For current consumption reducing, set the level of Vss or Vcc to the ports used in input mode.

Tabl 3.10 Video signal input conditions (Note 1)

Symbol	Parameter	Measuring condition	Min	Standa Typ.	rd Max.	Unit
VIN-cu	Composite video signal input clamp voltage	Sync-chip voltage		1.0		V

Note 1: Referenced to Vcc2 = 5.0 V at Topr = -20 to 70 °C unless otherwise specified.



Max.

15

15

30

Unit

ns

ns

ns

ns

ns

Timing Requirements

tw(L)

tr

tſ

(VCC1 = VCC2 = 5V, VSS = 0V, at Topr = - 20 to 70°C unless otherwise specified)

Standard Symbol Parameter Min. tc External clock input cycle time 62.5 tw(H) External clock input HIGH pulse width 30

Table 3.11. Exter	nal Clock	Input ((Xin İi	nput)
-------------------	-----------	---------	---------	-------

External clock rise time

External clock fall time

Table 3.12.	Memory	Expansion	Mode and	Microprocesso	or Mode
I able J. IZ.	wentury		woue and	WIICI OPI OCESSC	

External clock input LOW pulse width

Symbol	Parameter		Standard	
			Max.	Unit
tac1(RD-DB)	Data input access time (for setting with no wait)		(Note 1)	ns
tac2(RD-DB)	Data input access time (for setting with wait)		(Note 2)	ns
tac3(RD-DB)	Data input access time (when accessing multiplex bus area)		(Note 3)	ns
tsu(DB-RD)	Data input setup time	40		ns
tsu(RDY-BCLK)	RDY input setup time	30		ns
tsu(HOLD-BCLK)	HOLD input setup time	40		ns
th(RD-DB)	Data input hold time	0		ns
th(BCLK -RDY)	RDY input hold time	0		ns
th(BCLK-HOLD)	HOLD input hold time	0		ns
td(BCLK-HLDA)	HLDA output delay time		40	ns

Note 1: Calculated according to the BCLK frequency as follows:

<u>0.5 X 10⁹</u> - 45 [ns]

Note 2: Calculated according to the BCLK frequency as follows:

<u>F(BCLK)</u> - 45 n is "2" for 1-wait setting, "3" for 2-wait setting and "4" for 3-wait setting setting.

Note 3: Calculated according to the BCLK frequency as follows:

<u>(n–0.5) X 10</u>⁹ f(BCLK) – 45 [ns] n is "2" for 2-wait setting, "3" for 3-wait setting.

Table 3.13. Remote Control Pulse Input

Cumpheal	Deverseter		Standard	
Symbol	Parameter	Min.	Max.	Unit
Tw(RMTH)	RMTin input HIGH pulse width	61		μS
Tw(RMTL)	RMTIN input LOW pulse width	61		μS

Table 3.14. JUST CLOCK Input

Symbol	Derometer		Standard	
Symbol	Parameter	Min. Max.	Unit	
Tw(JSTH)	JSTIN input HIGH pulse width	61		μS
Tw(JSTL)	JSTIN input LOW pulse width	61		μS

Rev.1.20 Dec 13, 2005 page 255 of 323 REJ03B0095-0100Z



Timing Requirements

(VCC1 = VCC2 = 5V, VSS = 0V, at Topr = - 20 to 70°C unless otherwise specified)

Table 3.15. Timer A Input (Counter Input in Event Counter Mode)

Symbol	Parameter		Standard	
			Max.	Unit
tc(TA)	TAi IN input cycle time	100		ns
tw(TAH)	TAi IN input HIGH pulse width	40		ns
tw(TAL)	TAi IN input LOW pulse width	40		ns

Table 3.16. Timer A Input (Gating Input in Timer Mode)

			Standard	
Symbol	Parameter	Min.	Max.	Unit
tc(TA)	TAi IN input cycle time	400		ns
tw(TAH)	TAi IN input HIGH pulse width	200		ns
tw(TAL)	TAi IN input LOW pulse width	200		ns

Table 3.17. Timer A Input (External Trigger Input in One-shot Timer Mode)

Symbol	Derometer		Standard	
	Falameter	Min.	Max.	Unit
tc(TA)	TAi IN input cycle time	200		ns
tw(TAH)	TAi IN input HIGH pulse width	100		ns
tw(TAL)	TAi IN input LOW pulse width	100		ns

Table 3.18. Timer A Input (External Trigger Input in Pulse Width Modulation Mode)

Cumhal	Derometer		Standard	
Symbol	Parameter	Min.	Max.	Unit
tw(TAH)	TAi IN input HIGH pulse width	100		ns
tw(TAL)	TAi IN input LOW pulse width	100		ns

Table 3.19. Timer A Input (Counter Increment/decrement Input in Event Counter Mode)

Symbol	Deremeter	Standard	Linit	
	Parameter	Min.	Max.	Max.
tc(UP)	TAiout input cycle time	2000		ns
tw(UPH)	TAiout input HIGH pulse width	1000		ns
tw(UPL)	TAiout input LOW pulse width	1000		ns
tsu(UP-TIN)	TAiou⊤ input setup time	400		ns
th(TIN-UP)	TAio∪⊤ input hold time	400		ns

Rev.1.20 Dec 13, 2005 page 256 of 323 REJ03B0095-0100Z



Timing Requirements

(VCC1 = VCC2 = 5V, VSS = 0V, at Topr = - 20 to 70°C unless otherwise specified)

Table 3.20. Timer B Input (Counter Input in Event Counter Mode)

Symbol	Deveneter	Star	ndard	1 Lipit	
	Parameter	Min.	Max.	Unit	
tc(TB)	TBiin input cycle time (counted on one edge)	100		ns	
tw(TBH)	TBin input HIGH pulse width (counted on one edge)	40		ns	
tw(TBL)	TBin input LOW pulse width (counted on one edge)	40		ns	
tc(TB)	TBin input cycle time (counted on both edges)	200		ns	
tw(TBH)	TBin input HIGH pulse width (counted on both edges)	80		ns	
tw(TBL)	TBin input LOW pulse width (counted on both edges)	80		ns	

Table 3.21. Timer B Input (Pulse Period Measurement Mode)

Symbol	Parameter	Standard		Unit
	Falameter	Min.	Max.	Unit
tc(TB)	TBin input cycle time	400		ns
tw(TBH)	TBin input HIGH pulse width	200		ns
tw(TBL)	TBin input LOW pulse width	200		ns

Table 3.22. Timer B Input (Pulse Width Measurement Mode)

Symbol	Parameter	Standard Min. Max.	Unit	
	Falameter			
tc(TB)	TBin input cycle time	400		ns
tw(TBH)	TBin input HIGH pulse width	200		ns
tw(TBL)	TBin input LOW pulse width	200		ns

Table 3.23. A-D Trigger Input

Symbol	Parameter	Standard		Lloit
Gymbol	i arameter	Min.	Max.	Unit
tc(AD)	ADTRG input cycle time (trigger able minimum)	1000		ns
tw(ADL)	ADTRG input LOW pulse width	125		ns

Table 3.24. Serial I/O

Symbol	Parameter	Standard		Unit
Symbol	Falance	Min.	Max.	Offic
tc(CK)	CLKi input cycle time	200		ns
tw(CKH)	CLKi input HIGH pulse width	100		ns
tw(CKL)	CLKi input LOW pulse width	100		ns
td(C-Q)	TxDi output delay time		80	ns
th(C-Q)	TxDi hold time	0		ns
tsu(D-C)	RxDi input setup time	30		ns
th(C-D)	RxDi input hold time	90		ns

Table 3.25. External Interrupt INTi Input

Symbol	Parameter	Standard		Llnit	
	Symbol	Falanetei	Min. Max.	Offic	
	tw(INH)	INTi input HIGH pulse width	250		ns
	tw(INL)	INTi input LOW pulse width	250		ns

Rev.1.20 Dec 13, 2005 page 257 of 323 REJ03B0095-0100Z



Timing Requirements

(VCC1 = VCC2 = 3V, VSS = 0V, at Topr = - 20 to 70°C unless otherwise specified)

Table 3.26. External Clock Input (XIN input)

Symbol	Parameter	Standard	dard	Lloit
	Falallete	Min.	Min. Max.	Unit
tc	External clock input cycle time	100		ns
tw(H)	External clock input HIGH pulse width	40		ns
tw(L)	External clock input LOW pulse width	40		ns
tr	External clock rise time		18	ns
tŕ	External clock fall time		18	ns

Table 3.27. Memory	<pre>v Expansion</pre>	Mode and	Microprocess	sor Mode
--------------------	------------------------	----------	--------------	----------

Symbol	Doromotor	Standard		Linit
Symbol	Faldillelel	Min.	Max.	Unit
tac1(RD-DB)	Data input access time (for setting with no wait)		(Note 1)	ns
tac2(RD-DB)	Data input access time (for setting with wait)		(Note 2)	ns
tac3(RD-DB)	Data input access time (when accessing multiplex bus area)		(Note 3)	ns
tsu(DB-RD)	Data input setup time	50		ns
tsu(RDY-BCLK)	RDY input setup time	40		ns
tsu(HOLD-BCLK)	HOLD input setup time	50		ns
th(RD-DB)	Data input hold time	0		ns
th(BCLK -RDY)	RDY input hold time	0		ns
th(BCLK-HOLD)	HOLD input hold time	0		ns
td(BCLK-HLDA)	HLDA output delay time		40	ns

Note 1: Calculated according to the BCLK frequency as follows:

0.5 X 10⁹ f(BCLK) - 60 [ns]

Note 2: Calculated according to the BCLK frequency as follows:

 $\frac{1-0.5}{f(BCLK)} = -60$ [ns] n is "2" for 1-wait setting, "3" for 2-wait setting and "4" for 3-wait setting.

Note 3: Calculated according to the BCLK frequency as follows:

$$\frac{(n-0.5) \times 10^9}{f(BCLK)} - 60$$
 [ns] n is "2" for 2-wait setting, "3" for 3-wait setting.

Timing Requirements

(VCC1 = VCC2 = 3V, VSS = 0V, at Topr = - 20 to 70°C unless otherwise specified)

Table 3.28. Timer A Input (Counter Input in Event Counter Mode)

Symbol	Devented	Stan	tandard	L la it
	Parameter	Min.	Max.	Unit
tc(TA)	TAin input cycle time	150		ns
tw(TAH)	TAin input HIGH pulse width	60		ns
tw(TAL)	TAilN input LOW pulse width	60		ns

Table 3.29. Timer A Input (Gating Input in Timer Mode)

Symbol		Standard Min. Max.	Unit	
	Parameter			
tc(TA)	TAiın input cycle time	600		ns
tw(TAH)	TAilN input HIGH pulse width	300		ns
tw(TAL)	TAin input LOW pulse width	300		ns

Table 3.30. Timer A Input (External Trigger Input in One-shot Timer Mode)

Symbol	Deremeter	Stan	Lloit	
Symbol	Symbol Parameter		Max.	Unit
tc(TA)	TAiın input cycle time	300		ns
tw(TAH)	TAiın input HIGH pulse width	150		ns
tw(TAL)	TAin input LOW pulse width	150		ns

Table 3.31. Timer A Input (External Trigger Input in Pulse Width Modulation Mode)

Cumple al	Deventer		Standard		
Symbol	Parameter	Min.	Max.	Unit	
tw(TAH)	TAiın input HIGH pulse width	150		ns	
tw(TAL)	TAin input LOW pulse width	150		ns	

Table 3.32. Timer A Input (Counter Increment/decrement Input in Event Counter Mode)

Cumbal	Deveneter	Star	Linit	
Symbol	Parameter		Max.	Unit
tc(UP)	TAiout input cycle time	3000		ns
tw(UPH)	TAiout input HIGH pulse width	1500		ns
tw(UPL)	TAiout input LOW pulse width	1500		ns
tsu(UP-TIN)	TAiout input setup time	600		ns
th(TIN-UP)	TAiout input hold time	600		ns

Rev.1.20 Dec 13, 2005 page 259 of 323 REJ03B0095-0100Z



Timing Requirements

(VCC1 = VCC2 = 3V, VSS = 0V, at Topr = - 20 to 70°C unless otherwise specified)

Table 3.33. Timer B Input (Counter Input in Event Counter Mode)

Cumphiel	Deventer	Star	Linit	
Symbol	Parameter	Min.	Max.	Unit
tc(TB)	TBin input cycle time (counted on one edge)	150		ns
tw(TBH)	TBiin input HIGH pulse width (counted on one edge)	60		ns
tw(TBL)	TBin input LOW pulse width (counted on one edge)	60		ns
tc(TB)	TBin input cycle time (counted on both edges)	300		ns
tw(TBH)	TBin input HIGH pulse width (counted on both edges)	120		ns
tw(TBL)	TBin input LOW pulse width (counted on both edges)	120		ns

Table 3.34. Timer B Input (Pulse Period Measurement Mode)

Symbol	Derometer	Star	Linit	
Symbol	idoi Parameter		Max.	Unit
tc(TB)	TBin input cycle time	600		ns
tw(TBH)	TBin input HIGH pulse width	300		ns
tw(TBL)	TBin input LOW pulse width	300		ns

Table 3.35. Timer B Input (Pulse Width Measurement Mode)

Symbol	Parameter	Stan	Linit	
Gymbol	i didificter	Min.	Max.	
tc(TB)	TBin input cycle time	600		ns
tw(TBH)	TBin input HIGH pulse width	300		ns
tw(TBL)	TBin input LOW pulse width	300		ns

Table 3.36. Serial I/O

Symbol	Decomptor		Standard		
Symbol	Falameter	Min.	Max.	Unit	
tc(CK)	CLKi input cycle time	300		ns	
tw(CKH)	CLKi input HIGH pulse width	150		ns	
tw(CKL)	CLKi input LOW pulse width	150		ns	
td(C-Q)	TxDi output delay time		160	ns	
th(C-Q)	TxDi hold time	0		ns	
tsu(D-C)	RxDi input setup time	70		ns	
th(C-D)	RxDi input hold time	90		ns	

Table 3.37. External Interrupt INTi Input

Symbol	Parameter		Standard		
Symbol	raianiciei	Min.	Max.	Onit	
tw(INH)	INTi input HIGH pulse width	380		ns	
tw(INL)	INTi input LOW pulse width	380		ns	



Switching Characteristics

(VCC1 = VCC2 = 5V, VSS = 0V, at Topr = - 20 to 70°C unless otherwise specified)

Table 3.38.	Memory	Expansion	and Micro	processor	Modes	(for	settina	with	no	wait	t)
						· ·					

O mark at	Deremeter	Measuring condition	Standard		1.134
Symbol	Parameter	Measuring condition	Min.	Max.	Unit
td(BCLK-AD)	Address output delay time			28	ns
th(BCLK-AD)	Address output hold time (refers to BCLK)		4		ns
t h(RD-AD)	Address output hold time (refers to RD)		0		ns
th(WR-AD)	Address output hold time (refers to WR)		(Note 2)		ns
td(BCLK-CS)	Chip select output delay time			28	ns
th(BCLK-CS)	Chip select output hold time (refers to BCLK)		4		ns
td(BCLK-ALE)	ALE signal output delay time			28	ns
th(BCLK-ALE)	ALE signal output hold time	Figure 3.1	-4		ns
td(BCLK-RD)	RD signal output delay time			28	ns
th(BCLK-RD)	RD signal output hold time		0		ns
td(BCLK-WR)	WR signal output delay time			28	ns
th(BCLK-WR)	WR signal output hold time		0		ns
td(BCLK-DB)	Data output delay time (refers to BCLK)			40	ns
th(BCLK-DB)	Data output hold time (refers to BCLK)(Note 3)	-	4		ns
td(DB-WR)	Data output delay time (refers to WR)		(Note 1)		ns
th(WR-DB)	Data output hold time (refers to WR)(Note 3)]	(Note 2)		ns

Note 1: Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(BCLK)} - 40$$
 [ns]

Note 2: Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \text{ X } 10^9}{\text{ f(BCLK)}} - 10 \quad \text{[ns]}$$

Note 3: This standard value shows the timing when the output is off, and does not show hold time of data bus. Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value.

Hold time of data bus is expressed in

 $t = -CR X \ln (1 - VOL / VCC2)$

by a circuit of the right figure.

For example, when VOL = 0.2VCC2, C = 30pF, R = 1k\Omega, hold time of output "L" level is

$$t = -30 pF X 1 k\Omega X ln (1 - 0.2 VCC2/ VCC2)$$

= 6.7ns.



Figure 3.1. Ports P0 to P10 Measurement Circuit

Rev.1.20 Dec 13, 2005 page 261 of 323 REJ03B0095-0100Z



Switching Characteristics

(VCC1 = VCC2 = 5V, VSS = 0V, at Topr = - 20 to 70°C unless otherwise specified)

Table 3.39. Memory Expansion and Microprocessor Modes

(for 1- to 3-wait setting and external area access)

Cumhal	Deremeter	Measuring condition	Stan	Linit	
Symbol	Parameter	Medsuring condition	Min.	Max.	Unit
td(BCLK-AD)	Address output delay time			28	ns
th(BCLK-AD)	Address output hold time (refers to BCLK)		4		ns
t h(RD-AD)	Address output hold time (refers to RD)		0		ns
th(WR-AD)	Address output hold time (refers to WR)		(Note 2)		ns
td(BCLK-CS)	Chip select output delay time			28	ns
th(BCLK-CS)	Chip select output hold time (refers to BCLK)		4		ns
td(BCLK-ALE)	ALE signal output delay time			28	ns
th(BCLK-ALE)	ALE signal output hold time	Figure 3.1	-4		ns
td(BCLK-RD)	RD signal output delay time			28	ns
th(BCLK-RD)	RD signal output hold time		0		ns
td(BCLK-WR)	WR signal output delay time			28	ns
th(BCLK-WR)	WR signal output hold time		0		ns
td(BCLK-DB)	Data output delay time (refers to BCLK)			40	ns
th(BCLK-DB)	Data output hold time (refers to BCLK)(Note 3)		4		ns
td(DB-WR)	Data output delay time (refers to WR)		(Note 1)		ns
th(WR-DB)	Data output hold time (refers to WR)(Note 3)		(Note 2)		ns

Note 1: Calculated according to the BCLK frequency as follows:

<u>(n-0.5) X 10⁹</u> - 40 [ns]

n is "1" for 1-wait setting, "2" for 2-wait setting and "3" for 3-wait setting. When n = "1", f(BCLK) is 12.5 MHz or less.

Note 2: Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \text{ X } 10^9}{\text{f(BCLK)}} - 10$$
 [ns]

Note 3: This standard value shows the timing when the output is off, and does not show hold time of data bus.

Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value.

Hold time of data bus is expressed in

 $t = -CR X \ln (1 - VOL / VCC2)$

by a circuit of the right figure.

For example, when VoL = 0.2VcC2, C = 30pF, R = 1k Ω , hold time of output "L" level is

 $t = -30 pF X 1 k\Omega X ln (1 - 0.2 VCC2 / VCC2)$





Rev.1.20 Dec 13, 2005 page 262 of 323 REJ03B0095-0100Z

Switching Characteristics

(VCC1 = VCC2 = 5V, VSS = 0V, at Topr = - 20 to 70°C unless otherwise specified)

Table 3.40. Memory Expansion and Microprocessor Modes

(for 2- to 3-wait setting, external area access and multiplex b	ous selection)
---	----------------

Symbol	Parameter	Magguring condition	Standard		1.1.4.20
		Measuring condition	Min.	Max.	Unit
td(BCLK-AD)	Address output delay time			28	ns
th(BCLK-AD)	Address output hold time (refers to BCLK)		4		ns
t h(RD-AD)	Address output hold time (refers to RD)		(Note 1)		ns
th(WR-AD)	Address output hold time (refers to WR)]	(Note 1)		ns
td(BCLK-CS)	Chip select output delay time	_		28	ns
th(BCLK-CS)	Chip select output hold time (refers to BCLK)	_	4		ns
th(RD-CS)	Chip select output hold time (refers to RD)		(Note 1)		ns
th(WR-CS)	Chip select output hold time (refers to WR)	_	(Note 1)		ns
td(BCLK-RD)	RD signal output delay time			28	ns
th(BCLK-RD)	RD signal output hold time	_	0		ns
td(BCLK-WR)	WR signal output delay time	Figure 3.1		28	ns
th(BCLK-WR)	WR signal output hold time		0		ns
td(BCLK-DB)	Data output delay time (refers to BCLK)	_		40	ns
th(BCLK-DB)	Data output hold time (refers to BCLK)		4		ns
td(DB-WR)	Data output delay time (refers to WR)		(Note 2)		ns
t h(WR-DB)	Data output hold time (refers to WR)		(Note 1)		ns
td(BCLK-ALE)	ALE signal output delay time (refers to BCLK)	_		28	ns
th(BCLK-ALE)	ALE signal output hold time (refers to BCLK)		- 4		ns
td(AD-ALE)	ALE signal output delay time (refers to Address)	_	(Note 3)		ns
th(ALE-AD)	ALE signal output hold time (refers to Adderss)	_	(Note 4)		ns
td(AD-RD)	RD signal output delay from the end of Adress		0		ns
td(AD-WR)	WR signal output delay from the end of Adress		0		ns
tdZ(RD-AD)	Address output floating start time			8	ns

Note 1: Calculated according to the BCLK frequency as follows:

Note 2: Calculated according to the BCLK frequency as follows:

 $(n-0.5) \times 10^9$ f(BCLK) -40 [ns] n is "2" for 2-wait setting, "3" for 3-wait setting.

Note 3: Calculated according to the BCLK frequency as follows:

Note 4: Calculated according to the BCLK frequency as follows:

Rev.1.20 Dec 13, 2005 page 263 of 323 REJ03B0095-0100Z



Rev.1.20 Dec 13, 2005 page 264 of 323 REJ03B0095-0100Z



Figure 3.3. Timing Diagram (2)





Rev.1.20 Dec 13, 2005 page 266 of 323 REJ03B0095-0100Z



Figure 3.5. Timing Diagram (4)





Figure 3.6. Timing Diagram (5)

Rev.1.20 Dec 13, 2005 page 268 of 323 REJ03B0095-0100Z



Figure 3.7. Timing Diagram (6)

Rev.1.20 Dec 13, 2005 page 269 of 323 REJ03B0095-0100Z



Rev.1.20 Dec 13, 2005 page 270 of 323 REJ03B0095-0100Z



Figure 3.9. Timing Diagram (8)

Rev.1.20 Dec 13, 2005 page 271 of 323 REJ03B0095-0100Z



Rev.1.20 Dec 13, 2005 page 272 of 323 REJ03B0095-0100Z



Figure 3.11. Timing Diagram (10)

Rev.1.20 Dec 13, 2005 page 273 of 323 REJ03B0095-0100Z



Rev.1.20 Dec 13, 2005 page 274 of 323 REJ03B0095-0100Z

4 Flash Memory Version

4.1 Flash Memory Performance

The flash memory version is functionally the same as the mask ROM version except that it internally contains flash memory.

The flash memory version has three modes—CPU rewrite, standard serial input/output, and parallel input/output modes—in which its internal flash memory can be operated on.

Table 4.1.1 shows the outline performance of flash memory version (see Table 1.4.1 for the items not listed in Table 4.1.1.).

Item		Specification	
Flash memory operating mode		3 modes (CPU rewrite, standard serial I/O, parallel I/O)	
Erase block	User ROM area	See Figure 4.2.1	
	Boot ROM area	1 block (4 Kbytes) (Note 1)	
Method for program		In units of word	
Method for erasure		Block erase	
Program, erase control method		Program and erase controlled by software command	
Protect method		Protected for each block by lock bit	
Number of commands		7 commands	
Number of program and erasure		100 times	
Data Retention		10 years	
ROM code protection		Parallel I/O and standard serial I/O modes are supported.	

Table 4.1.1. Flash Memory Version Specifications

Note 1: The boot ROM area contains a standard serial I/O mode rewrite control program which is stored in it when shipped from the factory. This area can only be rewritten in parallel input/output mode.



Flash memory	CPU rewrite mode (Note 1)	Standard serial I/O mode	Parallel I/O mode
rewrite mode			
Function	The user ROM area is rewrit- ten by executing software commands from the CPU. EW0 mode: Can be rewritten in any area other than the flash memory (Note 2) EW1 mode: Can be rewritten in the flash memory	The user ROM area is rewrit- ten by using a dedicated se- rial programmer. Standard serial I/O mode 1: Clock sync serial I/O Standard serial I/O mode 2: UART	The boot ROM and user ROM areas are rewritten by using a dedicated parallel programmer.
Areas which	User ROM area	User ROM area	User ROM area
can be rewritten			Boot ROM area
Operation	Single chip mode	Boot mode	Parallel I/O mode
mode	Boot mode (EW0 mode)		
ROM	None	Serial programmer	Parallel programmer
programmer			

Table 4.1.2. Flash Memory Rewrite Modes Overview

Note 1: The PM13 bit remains set to "1" while the FMR0 register FMR01 bit = 1 (CPU rewrite mode enabled). The PM13 bit is reverted to its original value by clearing the FMR01 bit to "0" (CPU rewrite mode disabled). However, if the PM13 bit is changed during CPU rewrite mode, its changed value is not reflected until after the FMR01 bit is cleared to "0".

Note 2: When in CPU rewrite mode, the PM10 and PM13 bits in the PM1 register are set to "1". The rewrite control program can only be executed in the internal RAM.



4.2 Memory Map

The ROM in the flash memory version is separated between a user ROM area and a boot ROM area. Figure 4.2.1 shows the block diagram of flash momoery.

The user ROM area is divided into several blocks, each of which can individually be protected (locked) against programming or erasure. The user ROM area can be rewritten in all of CPU rewrite, standard serial input/output, and parallel input/output modes.

The boot ROM area is located at addresses that overlap the user ROM area, and can only be rewritten in parallel input/output mode. After a hardware reset that is performed by applying a high-level signal to the CNVss and P50 pins and a low-level signal to the M1 pin, the program in the boot ROM area is executed. After a hardware reset that is performed by applying a low-level signal to the CNVss pin, the program in the user ROM area is executed (but the boot ROM area cannot be read).



Figure 4.2.1. Flash Memory Block Diagram



Boot Mode

After a hardware reset which is performed by applying a low-level signal to the M1 pin and a high-level signal to the CNVss and P50 pins, the microcomputer is placed in boot mode, thereby executing the program in the boot ROM area.

During boot mode, the boot ROM and user ROM areas are switched over by the FMR05 bit in the FMR0 register.

The boot ROM area contains a standard serial input/output mode based rewrite control program which was stored in it when shipped from the factory.

The boot ROM area can be rewritten in parallel input/output mode. Prepare an EW0 mode based rewrite control program and write it in the boot ROM area, and the flash memory can be rewritten as suitable for the system.

Functions To Prevent Flash Memory from Rewriting

To prevent the flash memory from being read or rewritten easily, parallel input/output mode has a ROM code protect and standard serial input/output mode has an ID code check function.

• ROM Code Protect Function

The ROM code protect function inhibits the flash memory from being read or rewritten during parallel input/output mode. Figure 4.2.2 shows the ROMCP register.

The ROMCP register is located in the user ROM area. The ROMCP1 bit consists of two bits. The ROM code protect function is enabled by clearing one or both of two ROMCP1 bits to "0" when the ROMCR bits are not '002,' with the flash memory thereby protected against reading or rewriting. Conversely, when the ROMCR bits are '002' (ROM code protect removed), the flash memory can be read or rewritten. Once the ROM code protect function is enabled, the ROMCR bits cannot be changed during parallel input/output mode. Therefore, use standard serial input/output or other modes to rewrite the flash memory.

• ID Code Check Function

Use this function in standard serial input/output mode. Unless the flash memory is blank, the ID codes sent from the programmer and the ID codes written in the flash memory are compared to see if they match. If the ID codes do not match, the commands sent from the programmer are not accepted. The ID code consists of 8-bit data, the areas of which, beginning with the first byte, are 0FFFDF16, 0FFFE316, 0FFFE316, 0FFFE316, 0FFFF316, 0FFFF716, and 0FFFFB16. Prepare a program in which the ID codes are preset at these addresses and write it in the flash memory.





Figure 4.2.2. ROMCP Register



Figure 4.2.3. Address for ID Code Stored

Rev.1.20 Dec 13, 2005 page 279 of 323 REJ03B0095-0100Z

CPU Rewrite Mode

In CPU rewrite mode, the user ROM area can be rewritten by executing software commands from the CPU. Therefore, the user ROM area can be rewritten directly while the microcomputer is mounted on-board without having to use a ROM programmer, etc.

In CPU rewrite mode, only the user ROM area shown in Figure 4.2.1 can be rewritten and the boot ROM area cannot be rewritten. Make sure the Program and the Block Erase commands are executed only on each block in the user ROM area.

During CPU rewrite mode, the user ROM area be operated on in either Erase Write 0 (EW0) mode or Erase Write 1 (EW1) mode. Table 4.2.1 lists the differences between Erase Write 0 (EW0) and Erase Write 1 (EW1) modes.

Item	EW0 mode	EW1 mode
Operation mode	Single chip mode	Single chip mode
	Boot mode	
Areas in which a	User ROM area	User ROM area
rewrite control	Boot ROM area	
program can be located		
Areas in which a	Must be transferred to any area other	Can be executed directly in the user
rewrite control	than the flash memory (RAM)	ROM area
program can be executed	before being executed (Note 2)	
Areas which can be	User ROM area	User ROM area
rewritten		However, this does not include the area
		in which a rewrite control program
		exists
Software command	None	 Program, Block Erase command
limitations		Cannot be executed on any block in
		which a rewrite control program exists
		 Read Status Register command
		Cannot be executed
Modes after Program or	Read Status Register mode	Read Array mode
Erase		
CPU status during Auto	Operating	Hold state (I/O ports retain the state in
Write and Auto Erase		which they were before the command
		was executed) ^(Note 1)
Flash memory status	Read the FMR0 register's FMR00,	Read the FMR0 register's FMR00,
detection	FMR06, and FMR07 bits in a	FMR06, and FMR07 bits in a program
	program	
	• Execute the Read Status Register	
	command to read the status	
	register's SR7, SR5, and SR4 flags.	

Table 4.2.1. EW0 Mode and EW1 Mode

Note 1: Make sure no interrupts (except NMI and watchdog timer interrupts) and DMA transfers will occur. Note 2: When in CPU rewrite mode, the PM10 and PM13 bits in the PM1 register are set to "1". The rewrite control program can only be executed in the internal RAM.

• EW0 Mode

The microcomputer is placed in CPU rewrite mode by setting the FMR0 register's FMR01 bit to "1" (CPU rewrite mode enabled), ready to accept commands. In this case, because the FMR1 register's FMR11 bit = 0, EW0 mode is selected. The FMR01 bit can be set to "1" by writing "0" and then "1" in succession. Use software commands to control program and erase operations. Read the FMR0 register or status register to check the status of program or erase operation at completion.

• EW1 Mode

EW1 mode is selected by setting FMR11 bit to "1" (by writing "0" and then "1" in succession) after setting the FMR01 bit to "1" (by writing "0" and then "1" in succession).

Read the FMR0 register to check the status of program or erase operation at completion. The status register cannot be read during EW1 mode.

Figure 4.2.4 shows the FMR0 and FMR1 registers.



FMR00 Bit

This bit indicates the operating status of the flash memory. The bit is "0" when the Program, Erase, or Lock Bit program is running; otherwise, the bit is "1".

FMR01 Bit

The microcomputer is made ready to accept commands by setting the FMR01 bit to "1" (CPU rewrite mode). During boot mode, make sure the FMR05 bit also is "1" (user ROM area access).

FMR02 Bit

The lock bit set for each block can be disabled by setting the FMR02 bit to "1" (lock bit disabled). (Refer to the description of the data protect function.) The lock bits set are enabled by setting the FMR02 bit to "0". The FMR02 bit only disables the lock bit function and does not modify the lock bit data (lock bit status flag). However, if the Erase command is executed while the FMR02 bit is set to "1", the lock bit data changes state from "0" (locked) to "1" (unlocked) after Erase is completed.

FMSTP Bit

This bit is provided for initializing the flash memory control circuits, as well as for reducing the amount of current consumed in the flash memory. The internal flash memory is disabled against access by setting the FMSTP bit to "1". Therefore, make sure the FMSTP bit is modified in other than the flash memory. In the following cases, set the FMSTP bit to "1":

- When flash memory access resulted in an error while erasing or programming in EW0 mode (FMR00 bit not reset to "1" (ready))
- When entering low power mode

Figure 4.2.7 shows a flow chart to be followed before and after entering low power mode.

Note that when going to stop or wait mode, the FMR0 register does not need to be set because the power for the internal flash memory is automatically turned off and is turned back on again after returning from stop or wait mode.

FMR05 Bit

This bit switches between the boot ROM and user ROM areas during boot mode. Set this bit to "0" when accessing the boot ROM area (for read) or "1" (user ROM access) when accessing the user ROM area (for read, write, or erase).

FMR06 Bit

This is a read-only bit indicating the status of auto program operation. The bit is set to "1" when a program error occurs; otherwise, it is cleared to "0". For details, tefer to the description of the full status check.

FMR07 Bit

This is a read-only bit indicating the status of auto erase operation. The bit is set to "1" when an erase error occurs; otherwise, it is cleared to "0". For details, tefer to the description of the full status check.

Figure 4.2.5 and 4.2.6 show the setting and resetting of EW0 mode and EW1 mode, respectively.

FMR11 Bit

Setting this bit to "1" places the microcomputer in EW1 mode.

FMR16 Bit

This is a read-only bit indicating the execution result of the Read Lock Bit Status command.

Rev.1.20 Dec 13, 2005 page 282 of 323 REJ03B0095-0100Z









Figure 4.2.5. Setting and Resetting of EW0 Mode





Figure 4.2.6. Setting and Resetting of EW1 Mode





Figure 4.2.7. Processing Before and After Low Power Dissipation Mode

Precautions on CPU Rewrite Mode

Described below are the precautions to be observed when rewriting the flash memory in CPU rewrite mode.

(1) Operation Speed

Before entering CPU rewrite mode (EW0 or EW1 mode), select 10 MHz or less for BCLK using the CM06 bit in the CM0 register and the CM17 to CM16 bits in the CM1 register. Also, set the PM17 bit in the PM1 register to "1" (with wait state).

(2) Instructions to Prevent from Using

The following instructions cannot be used in EW0 mode because the flash memory's internal data is referenced: UND instruction, INTO instruction, JMPS instruction, JSRS instruction, and BRK instruction tion

(3) Interrupts

EW0 Mode

- Any interrupt which has a vector in the variable vector table can be used providing that its vector is transferred into the RAM area.
- The NMI and watchdog timer interrupts can be used because the FMR0 register and FMR1 register are initialized when one of those interrupts occurs. The jump addresses for those interrupt service routines should be set in the fixed vector table.

Because the rewrite operation is halted when a NMI or watchdog timer interrupt occurs, the rewrite program must be executed again after exiting the interrupt service routine.

• The address match interrupt cannot be used because the flash memory's internal data is referenced.

EW1 Mode

- Make sure that any interrupt which has a vector in the variable vector table or address match interrupt will not be accepted during the auto program or auto erase period.
- Avoid using watchdog timer interrupts.
- The NMI interrupt can be used because the FMR0 register and FMR1 register are initialized when this interrupt occurs. The jump address for the interrupt service routine should be set in the fixed vector table.

Because the rewrite operation is halted when a $\overline{\text{NMI}}$ interrupt occurs, the rewrite program must be executed again after exiting the interrupt service routine.

(4) How to Access

To set the FMR01, FMR02, or FMR11 bit to "1", write "0" and then "1" in succession. This is necessary to ensure that no interrupts or DMA transfers will occur before writing "1" after writing "0". Also only when $\overline{\text{NMI}}$ pin is "H" level.

(5) Writing in the User ROM Space

EW0 Mode

 If the power supply voltage drops while rewriting any block in which the rewrite control program is stored, a problem may occur that the rewrite control program is not correctly rewritten and, consequently, the flash memory becomes unable to be rewritten thereafter. In this case, standard serial I/O or parallel I/O mode should be used.

EW1 Mode

• Avoid rewriting any block in which the rewrite control program is stored.

(6) DMA Transfer

In EW1 mode, make sure that no DMA transfers will occur while the FMR0 register's FMR00 bit = 0 (during the auto program or auto erase period).

(7) Writing Command and Data

Write the command code and data at even addresses.

(8) Wait Mode

When shifting to wait mode, set the FMR01 bit to "0" (CPU rewrite mode disabled) before executing the WAIT instruction.

(9) Stop Mode

When shifting to stop mode, the following settings are required:

• Set the FMR01 bit to "0" (CPU rewrite mode disabled) and disable DMA transfers before setting the CM10 bit to "1" (stop mode).

• Execute the JMP.B instruction subsequent to the instruction which sets the CM10 bit to "1" (stop mode)

Example program BSET 0, CM1 ; Stop mode JMP.B L1

L1:

Program after returning from stop mode

(10) Low Power Dissipation Mode

If the CM05 bit is set to "1" (main clock stop), the following commands must not be executed.

- Program
- Block erase
- Lock bit program


4.3 Software Commands

Software commands are described below. The command code and data must be read and written in 16bit units, to and from even addresses in the user ROM area. When writing command code, the 8 highorder bits (D1t–D8) are ignored.

Table	4.3.1.	Software	Commands
-------	--------	----------	----------

		First bus cycl	е	S	Second bus cy	'cle
Command	Mode	Address	Data (Do to D7)	Mode	Address	Data (Do to D7)
Read array	Write	Х	xxFF16			
Read status register	Write	Х	xx70 16	Read	Х	SRD
Clear status register	Write	Х	xx5016			
Program	Write	WA	xx4016	Write	WA	WD
Block erase	Write	Х	xx2016	Write	BA	xxD016
Lock bit program	Write	BA	xx77 16	Write	BA	xxD016
Read lock bit status	Write	Х	xx71 16	Write	BA	xxD016

SRD: Status register data (D7 to D0)

WA: Write address (Make sure the address value specified in the the first bus cycle is the same even address as the write address specified in the second bus cycle.)

WD: Write data (16 bits)

BA: Uppermost block address (even address, however)

X: Any even address in the user ROM area

x: High-order 8 bits of command code (ignored)

Read Array Command (FF16)

This command reads the flash memory.

Writing 'xxFF16' in the first bus cycle places the microcomputer in read array mode. Enter the read address in the next or subsequent bus cycles, and the content of the specified address can be read in 16-bit units.

Because the microcomputer remains in read array mode until another command is written, the contents of multiple addresses can be read in succession.

Read Status Register Command (7016)

This command reads the status register.

Write 'xx7016' in the first bus cycle, and the status register can be read in the second bus cycle. (Refer to "Status Register.") When reading the status register too, specify an even address in the user ROM area.

Do not execute this command in EW1 mode.

Rev.1.20 Dec 13, 2005 page 289 of 323 REJ03B0095-0100Z

Clear Status Register Command

This command clears the status register to "0".

Write 'xx5016' in the first bus cycle, and the FMR06 to FMR07 bits in the FMR0 register and SR4 to SR5 in the status register will be cleared to "0".

Program Command

This command writes data to the flash memory in 1 word (2 byte) units.

Write 'xx4016' in the first bus cycle and write data to the write address in the second bus cycle, and an auto program operation (data program and verify) will start. Make sure the address value specified in the first bus cycle is the same even address as the write address specified in the second bus cycle. Check the FMR00 bit in the FMR0 register to see if auto programming has finished. The FMR00 bit is "0" during auto programming and set to "1" when auto programming is completed.

Check the FMR06 bit in the FMR0 register after auto programming has finished, and the result of auto programming can be known. (Refer to "Full Status Check.")

Each block can be protected against programming by a lock bit. (Refer to "Data Protect Function.") Be careful not to write over the already programmed addresses.

In EW1 mode, do not execute this command on any address at which the rewrite control program is located.

In EW0 mode, the microcomputer goes to read status register mode at the same time auto programming starts, making it possible to read the status register. The status register bit 7 (SR7) is cleared to "0" at the same time auto programming starts, and set back to "1" when auto programming finishes. In this case, the microcomputer remains in read status register mode until a read command is written next. The result of auto programming can be known by reading the status register after auto programming has finished.



Rev.1.20 Dec 13, 2005 page 290 of 323 REJ03B0095-0100Z



Block Erase

Write 'xx2016' in the first bus cycle and write 'xxD016' to the uppermost address of a block (even address, however) in the second bus cycle, and an auto erase operation (erase and verify) will start. Check the FMR0 register's FMR00 bit to see if auto erasing has finished.

The FMR00 bit is "0" during auto erasing and set to "1" when auto erasiing is completed.

Check the FMR0 register's FMR07 bit after auto erasing has finished, and the result of auto erasing can be known. (Refer to "Full Status Check.")

Figure 4.3.2 shows an example of a block erase flowchart.

Each block can be protected against erasing by a lock bit. (Refer to "Data Protect Function.")

In EW1 mode, do not execute this command on any address at which the rewrite control program is located.

In EW0 mode, the microcomputer goes to read status register mode at the same time auto erasing starts, making it possible to read the status register. The status register bit 7 (SR7) is cleared to "0" at the same time auto erasing starts, and set back to "1" when auto erasing finishes. In this case, the microcomputer remains in read status register mode until the Read Array or Read Lock Bit Status command is written next.



Figure 4.3.2. Block Erase Command

Rev.1.20 Dec 13, 2005 page 291 of 323 REJ03B0095-0100Z

Lock Bit Program Command

This command sets the lock bit for a specified block to "0" (locked).

Write 'xx7716' in the first bus cycle and write 'xxD016' to the uppermost address of a block (even address, however) in the second bus cycle, and the lock bit for the specified block is cleared to "0". Make sure the address value specified in the first bus cycle is the same uppermost block address that is specified in the second bus cycle.

Figure 4.3.3 shows an example of a lock bit program flowchart. The lock bit status (lock bit data) can be read using the Read Lock Bit Status command.

Check the FMR0 register's FMR00 bit to see if writing has finished.

For details about the lock bit function, and on how to set the lock bit to "1", refer to "Data Protect Function."



Figure 4.3.3. Lock Bit Program Command



Read Lock Bit Status Command (7116)

This command reads the lock bit status of a specified block.

Write 'xx7116' in the first bus cycle and write 'xxD016' to the uppermost address of a block (even address, however) in the second bus cycle, and the lock bit status of the specified block is stored in the FMR1 register's FMR16 bit. Read the FMR16 bit after the FMR0 register's FMR00 bit is set to "1" (ready).

Figure 4.3.4 shows an example of a read lock bit status flowchart.



Figure 4.3.4. Read Lock Bit Status Command

Data Protect Function

Each block in the flash memory has a nonvolatile lock bit. The lock bit is effective when the FMR02 bit = 0 (lock bit enabled). The lock bit allows each block to be individually protected (locked) against programming and erasure. This helps to prevent data from inadvertently written to or erased from the flash memory. The following shows the relationship between the lock bit and the block status.

- When the lock bit = 0, the block is locked (protected against programming and erasure).
- When the lock bit = 1, the block is not locked (can be programmed or erased).

The lock bit is cleared to "0" (locked) by executing the Lock Bit Program command, and is set to "1" (unlocked) by erasing the block. The lock bit cannot be set to "1" by a command. The lock bit status can be read using the Read Lock Bit Status command

The lock bit function is disabled by setting the FMR02 bit to "1", with all blocks placed in an unlocked state. (The lock bit data itself does not change state.) Setting the FMR02 bit to "0" enables the lock bit function (lock bit data retained).

If the Block Erase command is executed while the FMR02 bit = 1, the target block or all blocks are erased irrespective of how the lock bit is set. The lock bit for each block is set to "1" after completion of erasure. For details about the commands, refer to "Software Commands."

Status Register

The status register indicates the operating status of the flash memory and whether an erase or programming operation terminated normally or in error. The status of the status register can be known by reading the FMR0 register's FMR00, FMR06, and FMR07 bits.

Table 4.3.2 shows the status register.

In EW0 mode, the status register can be read in the following cases:

- (1) When a given even address in the user ROM area is read after writing the Read Status Register command
- (2) When a given even address in the user ROM area is read after executing the Program, Block Erase, or Lock Bit Program command but before executing the Read Array command.

Sequencer Status (SR7 and FMR00 Bits)

The sequence status indicates the operating status of the flash memory. SR7 = 0 (busy) during auto programming, auto erase, and lock bit write, and is set to "1" (ready) at the same time the operation finishes.

Erase Status (SR5 and FMR07 Bits)

Refer to "Full Status Check."

Program Status (SR4 and FMR06 Bits)

Refer to "Full Status Check."

Rev.1.20 Dec 13, 2005 page 294 of 323 REJ03B0095-0100Z

Status	FMR0	Status name	Cor	Value after	
bit	bit	Otatio Hamo	"0"	"1"	reset
SR7 (D7)	FMR00	Sequencer status	Busy	Ready	1
SR6 (D6)		Reserved	-	-	
SR5 (D5)	FMR07	Erase status	Terminated normally	Terminated in error	0
SR4 (D4)	FMR06	Program status	Terminated normally	Terminated in error	0
SR3 (D3)		Reserved	-	-	
SR2 (D2)		Reserved	-	-	
SR1 (D1)		Reserved	_	-	
SR0 (D0)		Reserved	-	-	

Table 4.3.2. Status Register

• Do to D7: Indicates the data bus which is read out when the Read Status Register command is executed.

• The FMR07 bit (SR5) and FMR06 bit (SR4) are cleared to "0" by executing the Clear Status Register command.

• When the FMR07 bit (SR5) or FMR06 bit (SR4) = 1, the Program, Block Erase, and Lock Bit Program commands are not accepted.



Full Status Check

When an error occurs, the FMR0 register's FMR06 to FMR07 bits are set to "1", indicating occurrence of each specific error. Therefore, execution results can be verified by checking these status bits (full status check). Table 4.3.3 lists errors and FMR0 register status. Figure 4.3.5 shows a full status check flowchart and the action to be taken when each error occurs.

FRM00) register			
(status i	register)			
sta	atus	Error	Error occurance condition	
FMR07	FMR06			
(SR5)	(SR4)			
1	1	Command	When any command is not written correctly	
		sequence error	• When invalid data was written other than those that can be writ-	
			ten in the second bus cycle of the Lock Bit Program or Block	
			Erase command (i.e., other than 'xxD016' or 'xxFF16') (Note 1)	
1	0	Erase error	When the Block Erase command was executed on locked blocks	
			(Note 2)	
			When the Block Erase command was executed on unlocked	
			blocks but the blocks were not automatically erased correctly	
0	1	Program error	When the Block Erase command was executed on locked blocks	
			(Note 2)	
			When the Program command was executed on unlocked blocks	
			but the blocks were not automatically programmed correctly.	
			• When the Lock Bit Program command was executed but not pro-	
			grammed correctly	

Table 4.3.3. Errors and FMR0 Register Status

Note 1: If "xxFF16" is written by the 2nd bus cycle of these commands, it will become lead array mode and the command code written by the 1st bus cycle will become invalid simultaneously.

Note 2: When FMR02 bit is "1" (lock bit is invalid), an error is not generated on these conditions.





Figure 4.3.5. Full Status Check and Handling Procedure for Each Error

Standard Serial I/O Mode

In standard serial input/output mode, the user ROM area can be rewritten while the microcomputer is mounted on-board by using a serial programmer suitable for M306H5FGFP. For more information about serial programmers, contact the manufacturer of your serial programmer. For details on how to use, refer to the user's manual included with your serial programmer.

Table 4.3.4 lists pin functions (flash memory standard serial input/output mode). Figures 4.3.7 show pin connections for serial input/output mode.

ID Code Check Function

This function determines whether the ID codes sent from the serial programmer and those written in the flash memory match. (Refer to the desctiption of the functions to inhibit rewriting flash memory version.)



	· ·		-
Pin	Name	I/O	Description
VCC1, VCC2, VSS	Power input		Apply 4.75 V to 5.25 V to Vcc2 pin, and Vcc1 (Vcc1 ≤ Vcc2) to Vcc1 pin.
CNVss	CNVss	I	Connect to Vcc2 pin.
RESET	Reset input	I	Reset input pin. While RESET pin is "L" level, input a 20 cycle or longer clock to XIN pin.
M1	Mode select	I	Connect to Vss pin.
START	Oscillation selection input	I	Connect to Vcc2 pin.
XIN	Clock input	Ι	Connect a ceramic resonator or crystal oscillator between XIN and
Хоит	Clock output	0	and open XOUT pin.
BYTE	BYTE	I	Connect this pin to Vcc or Vss.
AVcc, AVss	Analog power supply input		Connect AVss to Vss and AVcc to Vcc2, respectively Apply Vcc2 to AVcc pin and 0V to AVss pin
VREF	Reference voltage input	I	Enter the reference voltage for AD from this pin.
P00 to P07	Input port P0	Ι	Input "H" or "L" level signal or open.
P10 to P17	Input port P1	Ι	Input "H" or "L" level signal or open.
P20 to P27	Input port P2	Ι	Input "H" or "L" level signal or open.
P30 to P37	Input port P3	Т	Input "H" or "L" level signal or open.
P40 to P47	Input port P4	Ι	Input "H" or "L" level signal or open.
P51 to P57	Input port P5	I	Input "H" or "L" level signal or open.
P50	CE input	I	Input "H" level signal.
P60 to P63	Input port P6	I	Input "H" or "L" level signal or open.
P64/RTS1	BUSY output	0	Standard serial I/O mode 1: BUSY signal output pin Standard serial I/O mode 2: Monitors the boot program operation check signal output pin.
P65/CLK1	SCLK input	I	Standard serial I/O mode 1: Serial clock input pin Standard serial I/O mode 2: Input "L".
P66/RXD1	RxD input	Ι	Serial data input pin
P67/TXD1	TxD output	0	Serial data output pin (Note 1)
P70 to P77	Input port P7	Ι	Input "H" or "L" level signal or open.
P80 to P84, P86, P87	Input port P8	I	Input "H" or "L" level signal or open.
P85/NM1	NMI input	Ι	Connect this pin to Vcc2.
P90 to P97	Input port P9	Ι	Input "H" or "L" level signal or open.
P100 to P107	Input port P10	Ι	Input "H" or "L" level signal or open.
P11	Output port P11	0	Open
VDD2, Vss2	Power input		Connect VDD2 pin to VCC2 and connect VSS2 pin to VSS. Apply VCC2 to VDD2 pin and 0V to VSS2 pin.
VDD3, Vss3	Power input		Connect VDD3 pin to VCC2 and connect VSS3 pin to VSS. Apply VCC2 to VDD3 pin and 0V to VSS3 pin.
LP2 to LP4	Filter output	0	Open
TEST3	Vcc1 Power supply switching	I	Input "L" level signal.
CVIN1, SYNCIN	Compound video input	I	Input "H" or "L" level signal or open.
SVREF	Synchronous slice level input	I	A slice potential input pin in slicing a synchronized signal.

Table 4.3.4. Pin Functions (Flash Memory Standard Serial I/O Mode)

Note 1: When using standard serial input/output mode 1, the TxD pin must be held high while the RESET pin is pulled low. Therefore, connect this pin to Vcc1 via a resistor. Because this pin is directed for data output after reset, adjust the pull-up resistance value in the system so that data transfers will not be affected.

Rev.1.20 Dec 13, 2005 page 299 of 323 REJ03B0095-0100Z





Figure 4.3.6. Pin Connections for Serial I/O Mode

Example of Circuit Application in the Standard Serial I/O Mode

Figure 4.3.7 and 4.3.8 show example of circuit application in standard serial I/O mode 1 and mode 2, respectively. Refer to the user's manual for serial writer to handle pins controlled by a serial writer.



Figure 4.3.7. Circuit Application in Standard Serial I/O Mode 1







Parallel I/O Mode

In parallel input/output mode, the user ROM and boot ROM areas can be rewritten by using a parallel programmer suitable for the M16C/62P group. For more information about parallel programmers, contact the manufacturer of your parallel programmer. For details on how to use, refer to the user's manual included with your parallel programmer.

User ROM and Boot ROM Areas

In the boot ROM area, an erase block operation is applied to only one 4 Kbyte block. The boot ROM area contains a standard serial input/output mode based rewrite control program which was written in it when shipped from the factory. Therefore, when using a serial programmer, be careful not to rewrite the boot ROM area.

When in parallel output mode, the boot ROM area is located at addresses 0FF00016 to 0FFFFF16. When rewriting the boot ROM area, make sure that only this address range is rewritten. (Do not access other than the addresses 0FF00016 to 0FFFFF16.)

ROM Code Protect Function

The ROM code protect function inhibits the flash memory from being read or rewritten. (Refer to the description of the functions to inhibit rewriting flash memory version.)



5. PACKAGE OUTLINE





Downloaded from Elcodis.com electronic components distributor

6. USEGE NOTES

Precautions for External Bus

1. In the mask ROM version, connect the CNVss pin to the Vcc2 when use microprocessor mode or memory expansion mode.

In the flash memory version, connect the CNVss pin and the M1 pin to the Vcc2.

2. In the mask ROM version, contents of internal ROM cannot be read out when reseting the CNVss pin with "H" input. In the flash memory version, contents of internal ROM cannot be read out when reseting the CNVss pin and the M1 pin with "H" input.

Precautions for Power Control

- 1. When exiting stop mode by hardware reset, set RESET pin to "L" until a main clock oscillation is stabilized.
- 2. Insert more than four NOP instructions after an WAIT instruction or a instruction to set the CM10 bit of CM1 register to "1". When shifting to wait mode or stop mode, an instruction queue reads ahead to the next instruction to halt a program by an WAIT instruction and an instruction to set the CM10 bit to "1" (all clocks stopped). The next instruction may be executed before entering wait mode or stop mode, depending on a combination of instruction and an execution timing.
- 3. Wait until the td(M-L) elapses or main clock oscillation stabilization time, whichever is longer, before switching the clock source for CPU clock to the main clock.

Similarly, wait until the sub clock oscillates stably before switching the clock source for CPU clock to the sub clock.

4. Suggestions to reduce power consumption

(a) Ports

The processor retains the state of each I/O port even when it goes to wait mode or to stop mode. A current flows in active I/O ports. A pass current flows in input ports that high-impedance state. When entering wait mode or stop mode, set non-used ports to input and stabilize the potential.

(b) A-D converter

When A-D conversion is not performed, set the VCUT bit of ADiCON1 register to "0" (no VREF connection). When A-D conversion is performed, start the A-D conversion at least 1 µs or longer after setting the VCUT bit to "1" (VREF connection).

(c) Stopping peripheral functions

Use the CM0 register CM02 bit to stop the unnecessary peripheral functions during wait mode. However, because the peripheral function clock (fc32) generated from the sub-clock does not stop, this measure is not conducive to reducing the power consumption of the chip. If low speed mode or low power dissipation mode is to be changed to wait mode, set the CM02 bit to "0" (do not peripheral function clock stopped when in wait mode), before changing wait mode.

(d) Switching the oscillation-driving capacity

Set the driving capacity to "LOW" when oscillation is stable.

(e) External clock

When using an external clock input for the CPU clock, set the CM0 register CM05 bit to "1" (stop). Setting the CM05 bit to "1" disables the XOUT pin from functioning, which helps to reduce the amount of current drawn in the chip. (When using an external clock input, note that the clock remains fed into the chip regardless of how the CM05 bit is set.)

Rev.1.20 Dec 13, 2005 page 305 of 323 **RENESAS** REJ03B0095-0100Z

Precautions for Protect

Set the PRC2 bit to "1" (write enabled) and then write to any address, and the PRC2 bit will be cleared to "0" (write protected). The registers protected by the PRC2 bit should be changed in the next instruction after setting the PRC2 bit to "1". Make sure no interrupts or DMA transfers will occur between the instruction in which the PRC2 bit is set to "1" and the next instruction.

Precautions for Interrupts

Reading address 0000016

Do not read the address 0000016 in a program. When a maskable interrupt request is accepted, the CPU reads interrupt information (interrupt number and interrupt request priority level) from the address 0000016 during the interrupt sequence. At this time, the IR bit for the accepted interrupt is cleared to "0".

If the address 0000016 is read in a program, the IR bit for the interrupt which has the highest priority among the enabled interrupts is cleared to "0". This causes a problem that the interrupt is canceled, or an unexpected interrupt request is generated.

Setting the SP

Set any value in the SP(USP, ISP) before accepting an interrupt. The SP(USP, ISP) is cleared to '000016' after reset. Therefore, if an interrupt is accepted before setting any value in the SP(USP, ISP), the program may go out of control.

Especially when using $\overline{\text{NMI}}$ interrupt, set a value in the ISP at the beginning of the program. For the first and only the first instruction after reset, all interrupts including $\overline{\text{NMI}}$ interrupt are disabled.

The NMI Interrupt

- 1. The NMI interrupt cannot be disabled. If this interrupt is unused, connect the NMI pin to Vcc via a resistor (pull-up).
- 2. The input level of the NMI pin can be read by accessing the P8 register's P8_5 bit. Note that the P8_5 bit can only be read when determining the pin level in NMI interrupt routine.
- 3. Stop mode cannot be entered into while input on the NMI pin is low. This is because while input on the NMI pin is low the CM1 register's CM10 bit is fixed to "0".
- 4. Do not go to wait mode while input on the NMI pin is low. This is because when input on the NMI pin goes low, the CPU stops but CPU clock remains active; therefore, the current consumption in the chip does not drop. In this case, normal condition is restored by an interrupt generated thereafter.
- 5. The low and high level durations of the input signal to the NMI pin must each be 2 CPU clock cycles + 300 ns or more.



Changing the Interrupt Generate Factor

If the interrupt generate factor is changed, the IR bit in the interrupt control register for the changed interrupt may inadvertently be set to "1" (interrupt requested). If you changed the interrupt generate factor for an interrupt that needs to be used, be sure to clear the IR bit for that interrupt to "0" (interrupt not requested).

"Changing the interrupt generate factor" referred to here means any act of changing the source, polarity or timing of the interrupt assigned to each software interrupt number. Therefore, if a mode change of any peripheral function involves changing the generate factor, polarity or timing of an interrupt, be sure to clear the IR bit for that interrupt to "0" (interrupt not requested) after making such changes. Refer to the description of each peripheral function for details about the interrupts from peripheral functions.

Figure 6.1 shows the procedure for changing the interrupt generate factor.



Figure 6.1. Procedure for Changing the Interrupt Generate Factor

INT Interrupt

- 1. Either an "L" level of at least tw(INL) or an "H" level of at least tw(INH) width is necessary for the signal input to pins INTo through INT5 regardless of the CPU operation clock.
- If the POL bit in the INT0IC to INT5IC registers or the IFSR7 to IFSR0 bits in the IFSR register are changed, the IR bit may inadvertently set to 1 (interrupt requested). Be sure to clear the IR bit to 0 (interrupt not requested) after changing any of those register bits.

Rev.1.20 Dec 13, 2005 page 307 of 323 REJ03B0095-0100Z

Rewrite the Interrupt Control Register

- (1) The interrupt control register for any interrupt should be modified in places where no requests for that interrupt may occur. Otherwise, disable the interrupt before rewriting the interrupt control register.
- (2) To rewrite the interrupt control register for any interrupt after disabling that interrupt, be careful with the instruction to be used.

Changing any bit other than the IR bit

If while executing an instruction, a request for an interrupt controlled by the register being modified occurs, the IR bit in the register may not be set to "1" (interrupt requested), with the result that the interrupt request is ignored. If such a situation presents a problem, use the instructions shown below to modify the register.

Usable instructions: AND, OR, BCLR, BSET

Changing the IR bit

Depending on the instruction used, the IR bit may not always be cleared to "0" (interrupt not requested). Therefore, be sure to use the MOV instruction to clear the IR bit.

(3) When using the I flag to disable an interrupt, refer to the sample program fragments shown below as you set the I flag. (Refer to (2) for details about rewrite the interrupt control registers in the sample program fragments.)

Examples 1 through 3 show how to prevent the I flag from being set to "1" (interrupts enabled) before the interrupt control register is rewrited, owing to the effects of the internal bus and the instruction queue buffer.

Example 1: Using the NOP instruction to keep the program waiting until the interrupt control register is modified

INT_SWITCH1:

FCLR AND.B NOP NOP	l #00h, 0055h	; Disable interrupts. ; Set the TA0IC register to "0016". ;
FSET	I	; Enable interrupts.

The number of NOP instruction is as follows. PM20=1(1 wait) : 2, PM20=0(2 wait) : 3, when using HOLD function : 4.

Example 2: Using the dummy read to keep the FSET instruction waiting

INT_SWITCH2:		
FCLR	1	; Disable interrupts.
AND.B	#00h, 0055h	; Set the TA0IC register to "0016".
MOV.W	MEM, R0	; <u>Dummy read.</u>
FSET	I	; Enable interrupts.

Example 3: Using the POPC instruction to changing the I flag

INT_SWITCH3:		
PUSHC	FLG	
FCLR	I	; Disable interrupts.
AND.B	#00h, 0055h	; Set the TA0IC register to "0016".
POPC	FLG	; Enable interrupts.

Rev.1.20 Dec 13, 2005 page 308 of 323 REJ03B0095-0100Z

Watchdog Timer Interrupt

Initialize the watchdog timer after the watchdog timer interrupt occurs.

Precautions for DMAC

Write to DMAE Bit in DMiCON Register

When both of the conditions below are met, follow the steps below.

Conditions

- The DMAE bit is set to "1" again while it remains set (DMAi is in an active state).
- A DMA request may occur simultaneously when the DMAE bit is being written.

Step 1: Write "1" to the DMAE bit and DMAS bit in DMiCON register simultaneously^(*1). Step 2: Make sure that the DMAi is in an initial state^(*2) in a program. If the DMAi is not in an initial state, the above steps should be repeated.

Notes:

*1. The DMAS bit remains unchanged even if "1" is written. However, if "0" is written to this bit, it is set to "0" (DMA not requested). In order to prevent the DMAS bit from being modified to "0", "1" should be written to the DMAS bit when "1" is written to the DMAE bit. In this way the state of the DMAS bit immediately before being written can be maintained.

Similarly, when writing to the DMAE bit with a read-modify-write instruction, "1" should be written to the DMAS bit in order to maintain a DMA request which is generated during execution.

*2. Read the TCRi register to verify whether the DMAi is in an initial state. If the read value is equal to a value which was written to the TCRi register before DMA transfer start, the DMAi is in an initial state. (If a DMA request occurs after writing to the DMAE bit, the value written to the TCRi register - 1.) If the read value is a value in the middle of transfer, the DMAi is not in an initial state.



Precautions for Timers

Timer A

(a) Timer A (Timer Mode)

1. The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TAiMR (i = 0 to 4) register and the TAi register before setting the TAiS bit in the TABSR register to "1" (count starts).

Always make sure the TAiMR register is modified while the TAiS bit remains "0" (count stops) regardless whether after reset or not.

2. While counting is in progress, the counter value can be read out at any time by reading the TAi register. However, if the counter is read at the same time it is reloaded, the value "FFFF16" is read. Also, if the counter is read before it starts counting after a value is set in the TAi register while not counting, the set value is read.

(b) Timer A (Event Counter Mode)

1. The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TAiMR (i = 0 to 4) register, the TAi register, the UDF register, the ONSF register TAZIE, TA0TGL and TA0TGH bits and the TRGSR register before setting the TAiS bit in the TABSR register to "1" (count starts).

Always make sure the TAiMR register, the UDF register, the ONSF register TAZIE, TA0TGL and TA0TGH bits and the TRGSR register are modified while the TAiS bit remains "0" (count stops) regardless whether after reset or not.

2. While counting is in progress, the counter value can be read out at any time by reading the TAi register. However, "FFFF16" can be read in underflow, while reloading, and "000016" in overflow. When setting TAi register to a value during a counter stop, the setting value can be read before a counter starts counting.

(c) Timer A (One-shot Timer Mode)

 The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TAiMR (i = 0 to 4) register, the TAi register, the ONSF register TA0TGL and TA0TGH bits and the TRGSR register before setting the TAiS bit in the TABSR register to "1" (count starts).

Always make sure the TAiMR register, the ONSF register TA0TGL and TA0TGH bits and the TRGSR register are modified while the TAiS bit remains "0" (count stops) regardless whether after reset or not.

- 2. When setting TAiS bit to "0" (count stop), the followings occur:
 - A counter stops counting and a content of reload register is reloaded.
 - TAiOUT pin outputs "L".
 - After one cycle of the CPU clock, the IR bit of TAilC register is set to "1" (interrupt request).

- 3. Output in one-shot timer mode synchronizes with a count source internally generated. When an external trigger has been selected, one-cycle delay of a count source as maximum occurs between a trigger input to TAiIN pin and output in one-shot timer mode.
- 4. The IR bit is set to "1" when timer operation mode is set with any of the following procedures:
 - Select one-shot timer mode after reset.
 - Change an operation mode from timer mode to one-shot timer mode.
 - Change an operation mode from event counter mode to one-shot timer mode.

To use the timer Ai interrupt (the IR bit), set the IR bit to "0" after the changes listed above have been made.

5. When a trigger occurs, while counting, a counter reloads the reload register to continue counting after generating a re-trigger and counting down once. To generate a trigger while counting, generate a second trigger between occurring the previous trigger and operating longer than one cycle of a timer count source.

(d) Timer A (Pulse Width Modulation Mode)

- The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TAiMR (i = 0 to 4) register, the TAi register, the ONSF register TA0TGL and TA0TGH bits and the TRGSR register before setting the TAiS bit in the TABSR register to "1" (count starts).
 Always make sure the TAiMR register, the ONSF register TA0TGL and TA0TGH bits and the TRGSR register are modified while the TAiS bit remains "0" (count stops) regardless whether after reset or not.
- 2. The IR bit is set to "1" when setting a timer operation mode with any of the following procedures:
 - Select the PWM mode after reset.
 - Change an operation mode from timer mode to PWM mode.
 - Change an operation mode from event counter mode to PWM mode.

To use the timer Ai interrupt (interrupt request bit), set the IR bit to "0" by program after the above listed changes have been made.

- 3. When setting TAiS register to "0" (count stop) during PWM pulse output, the following action occurs:
 - Stop counting.
 - When TAIOUT pin is output "H", output level is set to "L" and the IR bit is set to "1".
 - When TAiOUT pin is output "L", both output level and the IR bit remains unchanged.

Timer B

(a) Timer B (Timer Mode)

1. The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TBiMR (i = 0 to 5) register and TBi register before setting the TBiS bit in the TABSR or the TBSR register to "1" (count starts).

Always make sure the TBiMR register is modified while the TBiS bit remains "0" (count stops) regardless whether after reset or not.

Rev.1.20 Dec 13, 2005 page 311 of 323 **RENESAS** REJ03B0095-0100Z 2. A value of a counter, while counting, can be read in TBi register at any time. "FFFF16" is read while reloading. Setting value is read between setting values in TBi register at count stop and starting a counter.

(b) Timer B (Event Counter Mode)

 The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TBiMR (i = 0 to 5) register and TBi register before setting the TBiS bit in the TABSR or the TBSR register to "1" (count starts).

Always make sure the TBiMR register is modified while the TBiS bit remains "0" (count stops) regardless whether after reset or not.

2. The counter value can be read out on-the-fly at any time by reading the TBi register. However, if this register is read at the same time the counter is reloaded, the read value is always "FFFF16." If the TBi register is read after setting a value in it while not counting but before the counter starts counting, the read value is the one that has been set in the register.

(c) Timer B (Pulse Period/pulse Width Measurement Mode)

- The timer remains idle after reset. Set the mode, count source, etc. using the TBiMR (i = 0 to 5) register before setting the TBiS bit in the TABSR or the TBSR register to "1" (count starts). Always make sure the TBiMR register is modified while the TBiS bit remains "0" (count stops) regardless whether after reset or not. To clear the MR3 bit to "0" by writing to the TBiMR register while the TBiS bit = "1" (count starts), be sure to write the same value as previously written to the TM0D0, TM0D1, MR0, MR1, TCK0 and TCK1 bits and a 0 to the MR2 bit.
- 2. The IR bit of TBiIC register (i=0 to 5) goes to "1" (interrupt request), when an effective edge of a measurement pulse is input or timer Bi is overflowed. The factor of interrupt request can be determined by use of the MR3 bit of TBiMR register within the interrupt routine.
- 3. If the source of interrupt cannot be identified by the MR3 bit such as when the measurement pulse input and a timer overflow occur at the same time, use another timer to count the number of times timer B has overflowed.
- 4. To set the MR3 bit to "0" (no overflow), set TBiMR register with setting the TBiS bit to "1" and counting the next count source after setting the MR3 bit to "1" (overflow).
- 5. Use the IR bit of TBiIC register to detect only overflows. Use the MR3 bit only to determine the interrupt factor within the interrupt routine.
- 6. When a count is started and the first effective edge is input, an indeterminate value is transferred to the reload register. At this time, timer Bi interrupt request is not generated.
- 7. A value of the counter is indeterminate at the beginning of a count. MR3 may be set to "1" and timer Bi interrupt request may be generated between a count start and an effective edge input.
- 8. For pulse width measurement, pulse widths are successively measured. Use program to check whether the measurement result is an "H" level width or an "L" level width.

Rev.1.20 Dec 13, 2005 page 312 of 323 REJ03B0095-0100Z

Precautions for Serial I/O (Clock-synchronous Serial I/O)

Transmission/reception

With an external clock selected, and choosing the $\overline{\text{RTS}}$ function, the output level of the $\overline{\text{RTSi}}$ pin goes to "L" when the data-receivable status becomes ready, which informs the transmission side that the reception has become ready. The output level of the $\overline{\text{RTSi}}$ pin goes to "H" when reception starts. So if the $\overline{\text{RTSi}}$ pin is connected to the $\overline{\text{CTSi}}$ pin on the transmission side, the circuit can transmission and reception data with consistent timing. With the internal clock, the $\overline{\text{RTS}}$ function has no effect.

Transmission

When an external clock is selected, the conditions must be met while if the UiC0 register's CKPOL bit = "0" (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock), the external clock is in the high state; if the UiC0 register's CKPOL bit = "1" (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock), the external clock is in the high state; if the UiC0 register's CKPOL bit = "1" (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock), the external clock is in the low state.

- The TE bit of UiC1 register= "1" (transmission enabled)
- The TI bit of UiC1 register = "0" (data present in UiTB register)
- If $\overline{\text{CTS}}$ function is selected, input on the $\overline{\text{CTS}}$ i pin = "L"

Reception

- 1. In operating the clock-synchronous serial I/O, operating a transmitter generates a shift clock. Fix settings for transmission even when using the device only for reception. Dummy data is output to the outside from the TxDi pin when receiving data.
- 2. When an internal clock is selected, set the UiC1 register (i = 0 to 2)'s TE bit to 1 (transmission enabled) and write dummy data to the UiTB register, and the shift clock will thereby be generated. When an external clock is selected, set the UiC1 register (i = 0 to 2)'s TE bit to 1 and write dummy data to the UiTB register, and the shift clock will be generated when the external clock is fed to the CLKi input pin.
- 3. When successively receiving data, if all bits of the next receive data are prepared in the UARTi receive register while the UiC1 register (i = 0 to 2)'s RE bit = "1" (data present in the UiRB register), an overrun error occurs and the UiRB register OER bit is set to "1" (overrun error occurred). In this case, because the content of the UiRB register is indeterminate, a corrective measure must be taken by programs on the transmit and receive sides so that the valid data before the overrun error occurred will be retransmitted. Note that when an overrun error occurred, the SiRIC register IR bit does not change state.
- 4. To receive data in succession, set dummy data in the lower-order byte of the UiTB register every time reception is made.
- 5. When an external clock is selected, the conditions must be met while if the CKPOL bit = "0", the external clock is in the high state; if the CKPOL bit = "1", the external clock is in the low state.
 - The RE bit of UiC1 register= "1" (reception enabled)
 - The TE bit of UiC1 register= "1" (transmission enabled)
 - The TI bit of UiC1 register= "0" (data present in the UiTB register)

Precautions for Serial I/O (UART Mode)

Special Mode 4 (SIM Mode)

A transmit interrupt request is generated by setting the U2C1 register U2IRS bit to "1" (transmission complete) and U2ERE bit to "1" (error signal output) after reset. Therefore, when using SIM mode, be sure to clear the IR bit to "0" (no interrupt request) after setting these bits.

Precautions for A-D Converter

- 1. Set ADCON0 (except bit 6), ADCON1 and ADCON2 registers when A-D conversion is stopped (before a trigger occurs).
- 2. When the VCUT bit of ADCON1 register is changed from "0" (Vref not connected) to "1" (Vref connected), start A-D conversion after passing 1 µs or longer.
- 3. To prevent noise-induced device malfunction or latchup, as well as to reduce conversion errors, insert capacitors between the AVCC, VREF, and analog input pins (ANi(i=0 to 7)) each and the AVSS pin. Similarly, insert a capacitor between the VCC pin and the VSS pin. Figure 6.2 is an example connection of each pin.
- 4. Make sure the port direction bits for those pins that are used as analog inputs are set to "0" (input mode). Also, if the ADCON0 register's TGR bit = 1 (external trigger), make sure the port direction bit for the ADTRG pin is set to "0" (input mode).
- **5.** When using key input interrupts, do not use any of the four AN4 to AN7 pins as analog inputs. (A key input interrupt request is generated when the A-D input voltage goes low.)
- 6. The ϕ AD frequency must be 10 MHz or less. Without sample-and-hold function, limit the ϕ AD frequency to 250kHz or more. With the sample and hold function, limit the ϕ AD frequency to 1MHz or more.
- 7. When changing an A-D operation mode, select analog input pin again in the CH2 to CH0 bits of ADCON0 register and the SCAN1 to SCAN0 bits of ADCON1 register.





Figure 6.2. Use of capacitors to reduce noise

- 8. If the CPU reads the ADi register (i = 0 to 7) at the same time the conversion result is stored in the ADi register after completion of A-D conversion, an incorrect value may be stored in the ADi register. This problem occurs when a divide-by-n clock derived from the main clock or a subclock is selected for CPU clock.
 - When operating in one-shot or single-sweep mode Check to see that A-D conversion is completed before reading the target ADi register. (Check the ADIC register's IR bit to see if A-D conversion is completed.)
 - When operating in repeat mode or repeat sweep mode 0 or 1 Use the main clock for CPU clock directly without dividing it.
- 9. If A-D conversion is forcibly terminated while in progress by setting the ADCON0 register's ADST bit to "0" (A-D conversion halted), the conversion result of the A-D converter is indeterminate. The contents of ADi registers irrelevant to A-D conversion may also become indeterminate. If while A-D conversion is underway the ADST bit is cleared to "0" in a program, ignore the values of all ADi registers.

Precautions for Programmable I/O Ports

1. Setting the SM32 bit in the S3C register to "1" causes the P92 pin to go to a high-impedance state. Similarly, setting the SM42 bit in the S4C register to "1" causes the P96 pin to go to a high-impedance state.

2. The input threshold voltage of pins differs between programmable input/output ports and peripheral functions.

Therefore, if any pin is shared by a programmable input/output port and a peripheral function and the input level at this pin is outside the range of recommended operating conditions VIH and VIL (neither "high" nor "low"), the input level may be determined differently depending on which side—the programmable input/output port or the peripheral function—is currently selected.

Electric Characteristic Differences Between Mask ROM and Flash Memory Version Microcomputers

Flash memory version and mask ROM version may have different characteristics, operating margin, noise tolerated dose, noise width dose in electrical characteristics due to internal ROM, different layout pattern, etc. When switching to the mask ROM version, conduct equivalent tests as system evaluation tests conducted in the flush memory version.

Precautions for Flash Memory Version

Precautions for Functions to Inhibit Rewriting Flash Memory Rewrite

ID codes are stored in addresses 0FFFDF16, 0FFFE316, 0FFFEB16, 0FFFEF16, 0FFFF316, 0FFFF716, and 0FFFFB16. If wrong data are written to theses addresses, the flash memory cannot be read or written in standard serial I/O mode.

The ROMCP register is mapped in address 0FFFF16. If wrong data is written to this address, the flash memory cannot be read or written in parallel I/O mode.

In the flash memory version of microcomputer, these addresses are allocated to the vector addresses (H) of fixed vectors.

Precautions for Stop mode

When shifting to stop mode, the following settings are required:

• Set the FMR01 bit to "0" (CPU rewrite mode disabled) and disable DMA transfers before setting the CM10 bit to "1" (stop mode).

• Execute the JMP.B instruction subsequent to the instruction which sets the CM10 bit to "1" (stop mode)

Example program BSET 0, CM1 ; Stop mode

JMP.B

L1

L1:

Program after returning from stop mode

```
Rev.1.20 Dec 13, 2005 page 316 of 323 REJ03B0095-0100Z
```

Precautions for Wait mode

When shifting to wait mode, set the FMR01 bit to "0" (CPU rewrite mode diabled) before executing the WAIT instruction.

Precautions for Low power dissipation mode

If the CM05 bit is set to "1" (main clock stop), the following commands must not be executed.

- Program
- Block erase
- Lock bit program

Writing command and data

Write the command code and data at even addresses.

Precautions for Program Command

Write 'xx4016' in the first bus cycle and write data to the write address in the second bus cycle, and an auto program operation (data program and verify) will start. Make sure the address value specified in the first bus cycle is the same even address as the write address specified in the second bus cycle.

Precautions for Lock Bit Program Command

Write 'xx7716' in the first bus cycle and write 'xxD016' to the uppermost address of a block (even address, however) in the second bus cycle, and the lock bit for the specified block is cleared to "0". Make sure the address value specified in the first bus cycle is the same uppermost block address that is specified in the second bus cycle.

Operation speed

Before entering CPU rewrite mode (EW0 or EW1 mode), select 10 MHz or less for CPU clock using the CM0 register's CM06 bit and CM1 register's CM17–6 bits. Also, set the PM1 register's PM17 bit to 1 (with wait state).

Instructions inhibited against use

The following instructions cannot be used in EW0 mode because the flash memory's internal data is referenced: UND instruction, INTO instruction, JMPS instruction, JSRS instruction, and BRK instruction

Interrupts

EW0 Mode

- Any interrupt which has a vector in the variable vector table can be used providing that its vector is transferred into the RAM area.
- The NMI and watchdog timer interrupts can be used because the FMR0 register and FMR1 register are initialized when one of those interrupts occurs. The jump addresses for those interrupt service routines should be set in the fixed vector table.

Because the rewrite operation is halted when a NMI or watchdog timer interrupt occurs, the rewrite program must be executed again after exiting the interrupt service routine.

 The address match interrupt cannot be used because the flash memory's internal data is referenced.

EW1 Mode

- Make sure that any interrupt which has a vector in the variable vector table or address match interrupt will not be accepted during the auto program or auto erase period.
- Avoid using watchdog timer interrupts.
- The NMI interrupt can be used because the FMR0 register and FMR1 register are initialized when this interrupt occurs. The jump address for the interrupt service routine should be set in the fixed vector table.

Because the rewrite operation is halted when a $\overline{\text{NMI}}$ interrupt occurs, the rewrite program must be executed again after exiting the interrupt service routine.

How to access

To set the FMR01, FMR02, or FMR11 bit to "1", write "0" and then "1" in succession. This is necessary to ensure that no interrupts or DMA transfers will occur before writing "1" after writing "0". Also only when $\overline{\text{NMI}}$ pin is "H" level.

Writing in the user ROM area

EW0 Mode

 If the power supply voltage drops while rewriting any block in which the rewrite control program is stored, a problem may occur that the rewrite control program is not correctly rewritten and, consequently, the flash memory becomes unable to be rewritten thereafter. In this case, standard serial I/O or parallel I/O mode should be used.

EW1 Mode

• Avoid rewriting any block in which the rewrite control program is stored.

DMA transfer

In EW1 mode, make sure that no DMA transfers will occur while the FMR0 register's FMR00 bit = 0 (during the auto program or auto erase period).

Regarding Programming/Erasure Times and Execution Time

As the number of programming/erasure times increases, so does the execution time for software commands (Program, Block Erase, and Lock Bit Program). Especially when the number of programming/erasure times exceeds 1,000, the software command execution time is noticeably extended. Therefore, the software command wait time that is set must be greater than the maximum rated value of electrical characteristics.

The software commands are aborted by hardware reset 1, hardware reset 2, NMI interrupt, and watchdog timer interrupt. If a software command is aborted by such reset or interrupt, the block that was in process must be erased before reexecuting the aborted command.



Other Notes

When the power is being turned on or off

Start VCC1, VCC2, VDD2, VDD3 and AVCC simultaneously.

While this device is operating, set these pins to the same electric potential.

Also, turn off VCC1, VCC2, VDD2, VDD3, and AVCC simultaneously when the power supply is being turned off.

When using VCC1 < VCC2, ensure voltage of VCC1 will not exceed voltage of VCC2 while the power is being turned on or off.

Execute in the following procedure when VCC1 is turned off (VCC2 voltage is supplied).

Procedure of Vcc1 Off (Note 1)

① Disable an interrupt which uses pins related to VCC1.

- ② Stop peripheral functions related to VCC1 (Note 2).
- ③ Set pins related to VCC1 to input mode (Note 3).
- ④ A low-level signal "L" is applied to the TEST3 pin (115 pins) from a high-level signal "H".
- ⑤ Turn off VCC1.

Note 1: Refer to the following "Additions" for details of procedures ① to ⑤.

- Note 2: Only when the input from pins related to Vcc1 is used. Refer to the following "Additions" for details.
- Note 3: If the amount of power consumption is not a problem for a system when the above procedure ④ is executed,

it is also possible to execute this procedure after the procedure ④.

Procedure of Vcc1 ON

① Turn on VCC1.

- $\ensuremath{\textcircled{O}}$ VCCOFF pin (91-pin) is switched from "H" to "L" .
- ③ Set pins VCC1, Peripheral function and Interrupt.

<Additions>

① Disable an affected interrupt by pins related to VCC1.

Disable an affected interrupt by pins related to Vcc1 by setting the interrupt priority level selection and the interrupt request bits in the the following interrupt control register to "0". The interrupt that pins as to Vcc1 influences is prohibited by setting the interrupt priority level selection bit and the interrupt request bit of the following interrupt control register to "0".

In the transitional state when changing the power supply voltage including being turned on or off, ensure each voltage of VCC1, VDD2, and VDD3 will not exceed voltage of VCC2.

TA0IC to TA4IC (timer A interrupt control register)

INT0 to INT2IC (external interrupt control register)

S0RIC to S2RIC (UART receive interrupt control register)

Even if other interrupts are disabled without any problem in software, clear the I flag and it is also possible to execute the above interrupt disable process after the procedure ④.

Rev.1.20 Dec 13, 2005 page 319 of 323 REJ03B0095-0100Z

2 Stop peripheral functions related to VCC1

Stop the function when pins related to VCC1 input affect.

When pins related to VCC1 input affect as follows:

- When operating in timer A (TA0 to TA4) and the event count mode
- When the gate input function is used in the event count mode, the one-shot timer, and PWM mode. (When the MR2 bit in the timer A mode registers TA0MR to TA4MR are set to "1")
- When UART to UART2 reception are set

Set the following in these cases.

• Timer A

Set the timer count start flags of timers A0 to A4 (TA0S to TA4S bits in the TABSR register) to "0".

• UART reception

Set the RE and TE bits in the U0C1 to U2C1 registers to "0."

Precautions when sub clock starts

When a low-level signal "L" is applied to the START pin and a reset is deasserted, a sub clock dividedby-8 becomes a CPU clock.

When using in this condition, set the CM07 bit in the CM0 register to "1" and switch the CPU clock to sub clock (no division).

Power supply noise and latch-up

In order to avoid power supply noise and latch-up, connect a bypass capacitor (more than 0.1μ F) directly between the VCC pin and Vss pin, VDD2 pin and Vss2 pin, VDD3 pin and Vss3 pin, AVCC pin and AVss pin using a heavy wire.

Please note that neither the over shot nor the shot under are generated in the pulse shape of pin (The voltage that exceeds the absolute maximum rating is not impressed) for the device characteristic deterioration prevention that accompanies the microcomputer malfunction and the latch-up to pin by the outpatient noise element.

And, connect Vss (GND) to the TEST1 pin (35 pin) via the capacitor (more than 0.1μ F).

When oscillation circuit stop for data slicer

Expansion register XTAL_VCO, PDC_VCO_ON,VPS_VCO_ON is set at "L", when the data slicer is not used, and the oscillation is stopped. When starting oscillation again, set data at the following order.

- (a) Set expansion register XTAL_VCO = "H."
- (b) Set expansion register PDC_VCO_ON, VPS_VCO_ON = "H."
- (c) 60 ms or more is a waiting state (stability period of internal oscillation circuit + data slice prepara tion).
- * To operate slice RAM, set expansion register XTAL_VCO = "H."

Access the memories after wating for 20 ms certainly when resuming synchronous oscillation from the off state.

When operation start from stand-by mode (clock is stopped)

Set up an extended register as follows in standby mode.

(a) Set extended register XTAL_VCO, PDC_VCO_ON, and VPS_VCO_ON as "L."

When you return to an oscillation state from a clock oscillation stop, set up as the notes of the oscillation circuit stop for data slicers.

Rev.1.20 Dec 13, 2005 page 320 of 323 REJ03B0095-0100Z

Notes on operating with a low supply voltage (Vcc = 2.0 V to 5.5 V, f(XciN) = 32 kHz)

When in single-chip mode, this product can operate with a low supply voltage only during low power dissipation mode. Before operating with a low supply voltage, always be sure to set the relevant register bits to select low power dissipation mode (BCLK : f(XCIN), main clock XIN : stop, subclock XCIN : oscillating). Then reduce the power supply voltage VCC to 3.0 V.

Also, when returning to normal operation, raise the power supply voltage to 5.0V while in low power consumption mode before entering normal operation mode.

When moving from any operation mode to another, make sure a state transition occurs according to the state transition diagram (Figure 2.5.9) in Section 2.5.3, "Power control."

The status of the power supply voltage VCC during operation mode transition is shown in Figure 6.3 below.



Figure 6.3 Status of the power supply voltage Vcc during operation mode transition

Serial I/O (RxDi input setup time)

For the RxDi input setup time, refer to the rated values shown below, as well as Electrical Characteristics Table 3.23, "Serial I/O."

Table6.1. Serial I/O (Vcc=5V)

Symbol	Parameter	Standard Min. Max.	ndard	Linit	
Symbol	Falameter		Offic		
tsu(D-C)	RxDi input setup time	70		ns	

Note: Refer to "Table 3.23. Serial I/O of the Electrical Characteristics.



Precautions for LP2, LP3 and LP4 pins

Cannect capacitors to LP2, LP3 and LP4 as shown in Figure 6.4.



Figure 6.4 Use of capacitors to reduce noise



7. Differences Between M306H5 and M306H3

Differences Between M306H5 and M306H3: Pin connect (Note 1)

Item	M306H5	M306H3
Minimum instruction execution time	62.5 nsec (f(XIN) = 16 MHz)	100 nsec (f(XIN) = 10 MHz)
Power supply voltage	$ \begin{array}{l} Vcc1 = 3.0 \ V \ to \ Vcc2, \ Vcc2 = 4.5 \ V \ to \ 5.5 \ V \ (at \ f(XIN) = 16 \ MHz) \\ Vcc1 = 3.0 \ V \ to \ Vcc2, \ Vcc2 = 4.0 \ V \ to \ 5.5 \ V \ (at \ f(XIN) = 16 \ MHz, \\ except \ for \ A-D \ converter \ and \ data \ slicer.) \\ Vcc1 = 2.9 \ V \ to \ Vcc2, \ Vcc2 = 2.9 \ V \ to \ 5.5 \ V \ (at \ f(XIN) = 16 \ MHz, \\ at \ divide-by-8) \\ Vcc1 = 2.0 \ V \ to \ Vcc2, \ Vcc2 = 2.0 \ V \ to \ 5.5 \ V \ (at \ f(XCIN) = 32 \ kHz, \\ during \ low \ power \ dissipation \ mode) \end{array} $	Vcc = 4.75 V to 5.25 V (at f(XIN) = 10 MHz) Vcc = 2.6 V to 5.25 V (at f(XCIN) = 32 kHz)
15-pin, 69-pin	Vcc1 pin (15-pin), Vcc2 pin (69-pin) It is possible to connect a different power supply to Vcc1 and Vcc2 (Vcc1 ≤ Vcc2).	Vcc pin (15-pin, 69-pin) • 15-pin and 69-pin are connected at the same potential level.
115-pin	TEST3 • Vcc1 power supply input switching pin	FSCIN • fsc input pin for synchronous signal generation
Pin power supply	Vcc1 pin : P6, P7, P8₀ to P8₄ Vcc2 pin : P0 to P5, P8₅ to P87, P9, P10 VDD2 pin : P11 Input from Vcc1 pin is controllable by pin level	Power supply voltage (Vcc) of Port (P0 to P10, P11) are common.
User ROM blocks	9 blocks : 4 Kbytes X 2, 8 Kbytes X 3, 32 Kbytes X 1, 64 Kbytes X 3	7 blocks : 4 Kbytes X 2, 8 Kbytes X 3, 32 Kbytes X 1, 64 Kbytes X 1
Remote control header detection function	Enable to set a rising period, falling period, and permissible period. (Enable to set L-period and H-period of permissible period respectively.)	Enable to set a rising period, falling period, and permissible period. (Permissible period is common to L-period and H-period.)
Remote control input filter function	Have (Noise Cancel width : approx. 2µ sec (Max.)	None
CRC calculation circuit for EPG-J	Generator polynomial is fixed	Generator polynomial is variable (register)
Ghost correction circuit	Built-in	None
Flash Memory Version Software command	7 commands • Read array • Read status register • Clear status register • Program • Block erase • Lock bit program • Read lock bit status	8 commands • Read array • Read status register • Clear status register • Program • Block erase • Erase all unlocked block • Lock bit program • Read lock bit status
Synchronous signal slice potential generation circuit	Built-in	None
Clock timer	Have	None
Slice beginning condition	As for the slice beginning condition, either after slice check beginning period passes or after standing up of clock run-in after the slice check beginning period passes is possible.	After slice check beginning period passes
Synchronous signal input	SYNIN input	SYNIN input or external H-V input

Note 1 : For details, refer to Datesheet



REVISION HISTORY

M306H5MG-XXXFP/MC-XXXFP/FGFP

IncompositionPageSummary1.00Jan 19, 2005-First edition issued1.20Dec 13, 2005p.319"Procedure of VCC1 ON" is added. "Power supply noise and latch-up" is changed. "Differences Between M306H5 and M306H3" is changed.	e Description		Date	Rev.
1.00 Jan 19, 2005 – First edition issued 1.20 Dec 13, 2005 p.319 "Procedure of Vcc1 ON" is added. p.320 p.320 "Power supply noise and latch-up" is changed. p.323 "Differences Between M306H5 and M306H3" is changed.	Page Summary	Page		
1.20 Dec 13, 2005 p.319 "Procedure of Vcc1 ON" is added. p.320 p.320 "Power supply noise and latch-up" is changed. p.323 "Differences Between M306H5 and M306H3" is changed.	2005 – First edition issued	_	Jan 19, 2005	1.00
	2005 - First edition issued 2005 p.319 "Procedure of VCc1 ON" is added. p.320 "Power supply noise and latch-up" is changed. p.323 "Differences Between M306H5 and M306H3" is changed.	p.319 p.320 p.323	Jan 19, 2005	1.00