## DESCRIPTION

M51995A is the primary switching regulator controller which is especially designed to get the regulated DC voltage from AC power supply.
This IC can directly drive the MOS-FET with fast rise and fast fall output pulse.
Type M51995A has the functions of not only high frequency OSC and fast output drive but also current limit with fast response and high sensibility so the true "fast switching regulator" can be realized.
It has another big feature of current protection to short and over current,owing to the integrated timer-type protection circuit,if few parts are added to the primary side.
The M51995A is equivalent to the M51977 with externally resettable OVP(over voltage protection)circuit.

## FEATURES

- 500 kHz operation to MOS FET
- Output current.
- Output rise time 60ns,fall time 40ns
-Modified totempole output method with small through current
- Compact and light-weight power supply
- Small start-up current. $\qquad$ .. $90 \mu \mathrm{~A}$ typ.
-Big difference between "start-up voltage" and "stop voltage" makes the smoothing capacitor of the power input section small.
Start-up threshold 16V,stop voltage 10V
-Packages with high power dissipation are used to with-stand the heat generated by the gate-drive current of MOS FET.
16-pin DIP,20-pin SOP 1.5 W (at $25^{\circ} \mathrm{C}$ )
- Simplified peripheral circuit with protection circuit and built-in large-capacity totempole output
-High-speed current limiting circuit using pulse-by-pulse method(Two system of CLM+pin,CLM-pin)
-Protection by intermittent operation of output over current......
$\qquad$
- Over-voltage protection circuit with an externally re-settable latch(OVP)
-Protection circuit for output miss action at low supply voltage(UVLO)
- High-performance and highly functional power supply
-Triangular wave oscillator for easy dead time setting


## APPLICATION

Feed forward regulator,fly-back regulator

## RECOMMENDED OPERATING CONDITIONS

Supply voltage range.
.12 to 36V
Operating frequency. $\qquad$ ..less than 500 kHz
Oscillator frequency setting resistance
-T-ON pin resistance Ron.......................... 10 k to $75 \mathrm{k} \Omega$
-T-OFF pin resistance Roff.......................... 2 k to $30 \mathrm{k} \Omega$

## PIN CONFIGURATION (TOP VIEW)



Connect the heat sink pin to GND.

# MITSUBISHI (Dig./Ana. INTERFACE) <br> M51995AP/FP 

SWITCHING REGULATOR CONTROL


## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Vcc | Supply voltage |  | 36 | V |
| Vc | Collector voltage |  | 36 | V |
| Io | Output current | Peak | $\pm 2$ | A |
|  |  | Continuous | $\pm 0.15$ |  |
| VvF | VF terminal voltage |  | Vcc | V |
| Von/OFF | ON/OFF terminal voltage |  | Vcc | V |
| Vclm- | CLM-terminal voltage |  | -4.0 to +4.0 | V |
| Vclm + | CLM+terminal voltage |  | -0.3 to +4.0 | V |
| lovp | OVP terminal current |  | 8 | mA |
| Vdet | DET terminal voltage |  | 6 | V |
| IDET | DET terminal input current |  | 5 | mA |
| VFB | F/B terminal voltage |  | 0~10 | V |
| ITON | T-ON terminal input current |  | -1 | mA |
| Itoff | T-OFF terminal input current |  | -2 | mA |
| Pd | Power dissipation | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 1.5 | W |
| $\mathrm{K}_{\theta}$ | Thermal derating factor | $\mathrm{Ta}>25^{\circ} \mathrm{C}$ | 12 | $\mathrm{mW} /{ }^{\circ} \mathrm{C}$ |
| Topr | Operating temperature |  | -30 to +85 | ${ }^{\circ} \mathrm{C}$ |
| T stg | Storage temperature |  | -40 to +125 | ${ }^{\circ} \mathrm{C}$ |
| Tj | Junction temperature |  | 150 | ${ }^{\circ} \mathrm{C}$ |

Note $1 . "+$ " sign shows the direction of current flow into the IC and "-" sign shows the current flow from the IC.
2.This terminal has the constant voltage characteristic of 6 to 8 V , when current is supplied from outside. The maximum allowable voltage is 6 V when the constant voltage is applied to this terminal.And maximum allowable current into this terminal is 5 mA . 3.The low impedance voltage supply should not be applied to the OVP terminal.

## MITSUBISHI (Dig./Ana. INTERFACE) <br> M51995AP/FP

SWITCHING REGULATOR CONTROL
ELECTRICAL CHARACTERISTICS (VCC=18V, $\mathrm{Ta}=25^{\circ} \mathrm{C}$, unless otherwise noted)

| Block | Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
|  | Vcc | Operating supply voltage range |  | Vcc(STOP) | - | 35 | V |
|  | Vcc(Start) | Operation start up voltage |  | 15.2 | 16.2 | 17.2 | V |
|  | Vcc(STOP) | Operation stop voltage |  | 9.0 | 9.9 | 10.9 | V |
|  | $\Delta \mathrm{Vcc}$ | Difference voltage between operation start and stop | $\Delta \mathrm{Vcc}=\mathrm{Vcc}($ START $)-\mathrm{Vcc}(\mathrm{STOP})$ | 5.0 | 6.3 | 7.6 | V |
|  | IcCL | Stand-by current | $\mathrm{Vcc}=14.5 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ | 50 | 90 | 140 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{Vcc}=14.5 \mathrm{~V},-30 \leq \mathrm{Ta} \leq 85^{\circ} \mathrm{C}$ | 40 | 90 | 190 | $\mu \mathrm{A}$ |
|  | Icco | Operating circuit current | $\mathrm{Vcc}=30 \mathrm{~V}$ | 10 | 15 | 21 | mA |
|  | Icc OFF | Circuit current in OFF state | $\mathrm{Vcc}=25 \mathrm{~V}$ | 0.95 | 1.31 | 5.0 | mA |
|  |  |  | $\mathrm{Vcc}=14 \mathrm{~V}$ | 50 | 90 | 140 | $\mu \mathrm{A}$ |
|  | $\mathrm{Icc} C T$ | Circuit current in timer OFF state | $\mathrm{Vcc}=25 \mathrm{~V}$ | 0.95 | 1.35 | 2.0 | mA |
|  |  |  | Vcc=14V | - | 160 | 240 | $\mu \mathrm{A}$ |
|  | Icc OVP | Circuit current in OVP state | Vcc=25V | 1.3 | 2.0 | 3.0 | mA |
|  |  |  | $\mathrm{Vcc}=9.5 \mathrm{~V}$ | 125 | 200 | 310 | $\mu \mathrm{A}$ |
| $\begin{aligned} & \frac{1}{4} \\ & \frac{1}{2} \\ & 0 \end{aligned}$ | VTHH ON/OFF | ON/OFF terminal high threshold voltage |  | 2.1 | 2.6 | 3.1 | V |
|  | VTHL ON/OFF | ON/OFF terminal low threshold voltage |  | 1.9 | 2.4 | 2.9 | V |
|  | $\Delta \mathrm{V}$ THon/OFF | ON/OFF terminal hysteresis voltage |  | 0.1 | 0.2 | 3.0 | V |
| $\frac{\mathbf{N}}{\boldsymbol{L}}$ | IfBmind | Current at 0\% duty | F/B terminal input current | -2.1 | -1.54 | -1.0 | mA |
|  | IfBMAXD | Current at maximum duty | F/B terminal input current | -0.90 | -0.55 | -0.40 | mA |
|  | $\Delta \mathrm{IFB}$ | Current difference between max and 0\% duty | $\Delta \mathrm{l}$ FB=IFBMIND-IFBMAXD | -1.35 | -0.99 | -0.70 | mA |
|  | VFB | Terminal voltage | F/B terminal input current $=0.95 \mathrm{~mA}$ | 4.9 | 5.9 | 7.1 | V |
|  | Rfb | Terminal resistance |  | 420 | 600 | 780 | $\Omega$ |
|  | Vdet | Detection voltage |  | 2.4 | 2.5 | 2.6 | V |
|  | IINDET | Input current of detection amp | VDET=2.5V | - | 1.0 | 3.0 | $\mu \mathrm{A}$ |
|  | Gavdet | Voltage gain of detection amp |  | 30 | 40 | - | dB |
| $\sum_{0}^{0}$ | VTHoVph | OVP terminal H threshold voltage |  | 540 | 750 | 960 | mV |
|  | $\Delta \mathrm{V}_{\text {THOVP }}$ | OVP terminal hysteresis voltage | $\Delta \mathrm{V}$ THOVP $=$ VTHOVPH-VTHOVPL |  | 30 |  | mV |
|  | Ithovp | OVP terminal threshold current |  | 80 | 150 | 250 | $\mu \mathrm{A}$ |
|  | linovp | OVP terminal input current | Vovp $=400 \mathrm{mV}$ | 80 | 150 | 250 | $\mu \mathrm{A}$ |
|  | Vccovpc | OVP reset supply voltage | OVP terminal is open. (high impedance) | 7.5 | 9.0 | 10.0 | V |
|  | Vcc(STOP) <br> -Vccovpc | Difference supply voltage between operation stop and OVP reset |  | 0.55 | 1.20 | - | V |
|  | Ithovpc | Current from OVP terminal for OVP reset | $\mathrm{Vcc}=30 \mathrm{~V}$ | -480 | -320 | -213 |  |
|  |  |  | $\mathrm{Vcc}=18 \mathrm{~V}$ | -210 | -140 | -93 | $\mu \mathrm{A}$ |
| $\begin{aligned} & \text { © } \overline{\underline{E}} \\ & =1 \end{aligned}$ | ftimer | Timer frequency | $\mathrm{CT}=4.7 \mu \mathrm{~F}$ | 0.27 | 0.40 | 0.60 | Hz |
|  | ItIMECH | Timer charge current | $\mathrm{VCT}=3.3 \mathrm{~V}, \mathrm{Ta}=-5^{\circ} \mathrm{C}$ | -193 | -138 | -102 | $\mu \mathrm{A}$ |
|  |  |  | Ta=25 ${ }^{\circ} \mathrm{C}$ | -178 | -127 | -94 |  |
|  |  |  | Ta= $85^{\circ} \mathrm{C}$ | -147 | -105 | -78 |  |
|  | TIMEOFF/ON | OFF time/ON time ratio |  | 7.0 | 8.7 | 11.0 | - |
| $\sum_{0}^{1}$ | Vthclm- | CLM- terminal threshold voltage | $-5 \leq \mathrm{Ta} \leq 85^{\circ} \mathrm{C}$ | -220 | -200 | -180 | mV |
|  | IINCLM- | CLM- terminal current | VCLM-=-0.1V | -170 | -125 | -90 | $\mu \mathrm{A}$ |
|  | TpdClm- | Delay time from CLM- to Vout |  | - | 100 | - | ns |
| $\sum_{U}^{+}$ | VTHCLM + | CLM+ terminal threshold voltage | $-5 \leq \mathrm{Ta} \leq 85^{\circ} \mathrm{C}$ | 180 | 200 | 220 | mV |
|  | linclm+ | CLM+ terminal current | VcLM+=0V | -270 | -205 | -140 | $\mu \mathrm{A}$ |
|  | TPDCLM + | Delay time from CLM+ to Vout |  | - | 100 | - | ns |

# MITSUBISHI (Dig./Ana. INTERFACE) <br> M51995AP/FP 

SWITCHING REGULATOR CONTROL

ELECTRICAL CHARACTERISTICS (VCc=18V,Ta=25${ }^{\circ} \mathrm{C}$, unless otherwise noted)(CONTINUE)

| Block | Symbol | Parameter |  | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
|  | fosc | Oscillating frequency |  |  | $\begin{aligned} & \text { Ron=20k } \Omega, \mathrm{ROFF}=17 \mathrm{k} \Omega \\ & \mathrm{CF}=220 \mathrm{pF},-5 \leq \mathrm{Ta} \leq 85^{\circ} \mathrm{C} \end{aligned}$ | 170 | 188 | 207 | kHz |
|  | Tduty | Maximum ON duty |  | 47.0 |  | 50.0 | 53.0 | \% |
|  | Vosch | Upper limit voltage of oscillation waveform |  | fosc $=188 \mathrm{kHz}$ | 3.97 | 4.37 | 4.77 | V |
|  | Voscl | Lower limit voltage of oscillation waveform |  | fosc $=188 \mathrm{kHz}$ | 1.76 | 1.96 | 2.16 | V |
|  | $\Delta \mathrm{Vosc}$ | Voltage difference between upper limit and lower limit of OSC waveform |  | $\mathrm{foSC}=188 \mathrm{kHz}$ | 2.11 | 2.41 | 2.71 | V |
| $\stackrel{4}{>}$ | foscve | OSC frequency in CLM operating state | $\mathrm{VF}=5 \mathrm{~V}$ | $\begin{aligned} & \mathrm{RoN}=20 \mathrm{k} \Omega, \mathrm{RoFF}=17 \mathrm{k} \Omega \\ & \mathrm{CF}=220 \mathrm{pF} \end{aligned}$ | 170 | 188 | 207 | kHz |
|  |  |  | $\mathrm{V}_{\mathrm{F}=2 \mathrm{~V}}$ |  | 108 | 124 | 143 |  |
|  | TVFDUTY | Duty in CLM operating state | $\mathrm{VF}=0.2 \mathrm{~V}$ | Min off duty/Max on duty | 11.0 | 13.7 | 22.0 | - |
|  | Vthtime | VF voltage at timer operating start |  |  | 2.7 | 3.0 | 3.3 | V |
|  | IvF | VF terminal input current |  | Source current | - | 2 | 6 | $\mu \mathrm{A}$ |
| $\begin{aligned} & \stackrel{H}{3} \\ & \frac{0}{3} \\ & 0 \end{aligned}$ | Vol1 | Output low voltage |  | Vcc $=18 \mathrm{~V}, \mathrm{lo}=10 \mathrm{~mA}$ | - | 0.05 | 0.4 | V |
|  | Vol2 |  |  | $\mathrm{Vcc}=18 \mathrm{~V}, \mathrm{lo}=100 \mathrm{~mA}$ | - | 0.7 | 1.4 | V |
|  | Vol3 |  |  | $\mathrm{Vcc}=5 \mathrm{~V}, \mathrm{lo}=1 \mathrm{~mA}$ | - | 0.69 | 1.0 | V |
|  | VOL4 |  |  | $\mathrm{Vcc}=5 \mathrm{~V}, \mathrm{lo}=100 \mathrm{~mA}$ | - | 1.3 | 2.0 | V |
|  | Voh1 | Output high voltage |  | $\mathrm{Vcc}=18 \mathrm{~V}, \mathrm{lo}=-10 \mathrm{~mA}$ | 16.0 | 16.5 | - | V |
|  | Voh2 |  |  | $\mathrm{Vcc}=18 \mathrm{~V}, \mathrm{lo}=-100 \mathrm{~mA}$ | 15.5 | 16.0 | - | V |
|  | Trise | Output voltage rise time |  | No load | - | 50 | - | ns |
|  | TfaLL | Output voltage fall time |  | No load | - | 35 | - | ns |








# MITSUBISHI (Dig./Ana. INTERFACE) <br> M51995AP/FP 



# MITSUBISHI (Dig./Ana. INTERFACE) <br> M51995AP/FP 

## SWITCHING REGULATOR CONTROL

## FUNCTION DESCRIPTION

Type M51995AP and M51995AFP are especially designed for off-line primary PWM control IC of switching mode power supply (SMPS) to get DC voltage from AC power supply. Using this IC,smart SMPS can be realized with reasonable cost and compact size as the number of external electric
parts can be reduced and also parts can be replaced by reasonable one.
In the following circuit diagram,MOS-FIT is used for output transistor,however bipolar transistor can be used with no problem.


Fig. 1 Example application circuit diagram of feed forward regulator


Fig. 2 Example application circuit diagram of fly-back regulator

# MITSUBISHI (Dig./Ana. INTERFACE) <br> M51995AP/FP 

## SWITCHING REGULATOR CONTROL

## Start-up circuit section

The start-up current is such low current level as typical $90 \mu$ A, as shown in Fig.3,when the Vcc voltage is increased from low level to start-up voltage Vcc(START).
In this voltage range,only a few parts in this IC, which has the function to make the output voltage low level, is alive and Icc current is used to keep output low level.The large voltage difference between Vcc(START) and Vcc(STOP) makes start-up easy,because it takes rather long duration from Vcc(START) to Vcc(STOP).


SUPPLY VOLTAGE Vcc(V)
Fig. 3 Circuit current vs.supply voltage

## Oscillator section

The oscillation waveform is the triangle one. The ON-duration of output pulse depends on the rising duration of the triangle waveform and dead-time is decided by the falling duration. The rising duration is determined by the product of external resistor Ron and capacitor CF and the falling duration is mainly determined by the product of resistor Roff and capacitor CF.

## (1)Oscillator operation when intermittent action and OSC control circuit does not operate

Fig. 4 shows the equivalent charging and discharging circuit diagram of oscillator when the current limiting circuit does not operate.It means that intermittent action and OSC control circuit does not operate.
The current flows through Ron from the constant voltage source of 5.8 V .CF is charged up by the same amplitude as Ron current, when internal switch SW1 is switched to "charging side". The rise rate of CF terminal is given as
$\simeq \frac{\mathrm{V}_{\mathrm{T}}-\mathrm{ON}}{\operatorname{RoN} X \mathrm{CF}^{2}}(\mathrm{~V} / \mathrm{s})$ $\qquad$
where $\mathrm{VT}_{\mathrm{T}}-\mathrm{ON} \simeq 4.5 \mathrm{~V}$
The maximum on duration is approximately given as
$\simeq \frac{(\text { Vosch-Voscl) X Ron X CF }}{\mathrm{V}_{\mathrm{T}}-\mathrm{ON}}(\mathrm{s}$
(s)........................(2)
where $\mathrm{Vosch} \simeq 4.4 \mathrm{~V}$
Voscl $\simeq 2.0 \mathrm{~V}$

CF is discharged by the summed-up of Roff current and one sixteenth (1/16) of Ron current by the function of Q2, Q3 and Q4 when SW1,SW2 are switched to "discharge side".


Fig. 4 Schematic diagram of charging and discharging control circuit for OSC.capacitor $\mathrm{CF}_{\mathrm{F}}$


Fig. 5 OSC.waveform at normal condition (nooperation of intermittent action and OSC.control circuit)

So fall rate of CF terminal is given as
$\simeq \frac{\mathrm{VT}_{\mathrm{T}}-\mathrm{OFF}}{\operatorname{RoFF} \mathrm{XCF}}+\frac{\mathrm{VT}_{\mathrm{T}}-\mathrm{ON}}{16 \mathrm{RON} X \mathrm{CF}}(\mathrm{V} / \mathrm{s})$
The minimum off duration approximately is given as
$\sim \frac{(\text { Vosch-Voscl) X CF }}{\frac{\mathrm{V}_{\mathrm{T}-\mathrm{OFF}}}{\text { ROFF }}+\frac{\mathrm{V}_{\mathrm{T}-\mathrm{ON}}}{16 \text { X RoN }}}$
(s)
where VT - OFF $\simeq 3.5 \mathrm{~V}$
The cycle time of oscillation is given by the summation of Equations 2 and 4.
The frequency including the dead-time is not influenced by the temperature because of the built-in temperature compensating circuit.
(2)Oscillator operation when intermittent action and OSC control circuit operates.
When over current signal is applied to CLM+ or CLM-
terminal, and the current limiting circuit,intermittent action and
OSC control circuit starts to operate.In this case T-OFF terminal voltage depends on VF terminal voltage, so the oscillation frequency decreases and dead-time spreads.

The rise rate of oscillation waveform is given as
$\simeq \frac{\mathrm{VT}_{\mathrm{T}}-\mathrm{ON}}{\operatorname{RON} \times \mathrm{CF}^{2}}(\mathrm{~V} / \mathrm{s})$ $\qquad$

The fall rate of oscillation waveform is given as
$\simeq \frac{\mathrm{VVF}_{\mathrm{VF}}-\mathrm{VVFO}}{\operatorname{RoFF} \mathrm{XCF}}+\frac{\mathrm{VT}^{2}-\mathrm{ON}}{16 \times \operatorname{Ron} X \mathrm{CF}}(\mathrm{V} / \mathrm{s})$. $\qquad$
where $\mathrm{VT}_{\mathrm{T}}-\mathrm{ON} \simeq 4.5 \mathrm{~V}$
VVF; $\mathrm{VF}_{\mathrm{F}}$ terminal voltage
VVFo $\simeq 0.4 \mathrm{~V}$
Vvf-Vfo=0 if Vvf-Vvfo<0
VVF-VVFO=VT-OfF if $\mathrm{VVF}_{\mathrm{V}}-\mathrm{VvFO}>\mathrm{VT}$-OFF~ $\sim 3.5 \mathrm{~V}$

So when VvF>3.5V,the operation is just same as that in the no current limiting operation state.
The maximum on-duration is just same as that in the nooperation state of intermittent and oscillation control circuit and is given as follows;
$\simeq \frac{(\text { Vosch }- \text { Voscl }) \times \text { Roff X CF }}{\mathrm{VT}^{\mathrm{ON}}}$
The minimum off-duration is approximately given as;

$$
\begin{equation*}
\simeq \frac{(\mathrm{VOSCH}-\mathrm{VoscL}) \mathrm{XCF}}{\frac{\mathrm{VVF}-\mathrm{VVFO}}{\text { RoFF } X \mathrm{CF}}+\frac{\mathrm{VT}-\mathrm{ON}}{16 \times \operatorname{RoN} \times \mathrm{CF}}} \text { (s). } \tag{8}
\end{equation*}
$$

The oscillation period is given by the summation of Equation(7) and (8).
As shown in Fig.7,the internal circuit kills the first output pulse in the output waveform. The output waveform will appear from the second pulse cycle because the duration of first cycle takes CF charging time longer comparing with that at the stable operating state.
Usually the applied voltage to VF terminal must be proportional the output voltage of the regulator.
So when the over current occurs and the output voltage of the regulator becomes low, the off-duration becomes wide.
There are two methods to get the control voltage, which depends on the output voltage,on primary side.For the fly back type regulator application,the induced voltage on the third or bias winding is dependent on output voltage. On the other hand,for the feed forward type regulator application, it can be used that the output voltage depends on the product of induced voltage and "on-duty", as the current of choke coil will continue at over load condition,it means the "continuous current" condition.
Fig. 8 shows one of the examples for VF terminal application for the feed forward type regulator.


Fig. 6 OSC.waveform with operation of intermittent and OSC.control circuit operation


Fig. 7 Relation between OSC. and output waveform circuit operation at start up


Fig. 8 Feedback loop with low pass filter from output to VF terminal
choke coil will continue at over load condition, it means the "continuous current" condition.
Fig. 8 shows one of the examples for VF terminal application for the feed forward type regulator.

## PWM comparator and PWM latch section

Fig. 9 shows the PWM comparator and latch section. The onduration of output waveform coincides with the rising duration of CF terminal waveform, when the infinitive resistor is connected between F/B terminal and GND.
When the F/B terminal has finite impedance and current flows out from F/B terminal,"A" point potential shown in Fig. 9 depends on this current. So the " A " point potential is close to GND level when the flow-out current becomes large.
" A " point potential is compared with the CF terminal oscillator waveform and PWM comparator, and the latch circuit is set when the potential of oscillator waveform is higher than " A " point potential.
On the other hand,this latch circuit is reset by high level signal during the dead-time of oscillation(falling duration of oscillation waveform).So the "B" point potential or output waveform of latch circuit is the one shown in Fig. 10.
The final output waveform or " C " point potential is got by combining the " B " point signal and dead-time signal logically.(please refer to Fig.10)


Fig. 9 PWM comparator and latch circuit


Fig. 10 Waveforms of PWM comparator input point A, latch circuit points B and C

## Current limiting section

When the current-limit signal is applied before the crossing instant of "A" pint potential and CF terminal voltage shown in Fig.9,this signal makes the output "off" and the off state will continue until next cycle.Fig. 11 shows the timing relation among them.
The current limiting circuit has two input terminals, one has the detector-sensitivity of +200 mV to the GND terminal and the other has -200 mV . The circuit will be latched if the input signal is over the limit of either terminal.
If the current limiting circuit is set, no waveform is generated at output terminal however this state is reset during the succeeding dead-time.
So this current limiting circuit is able to have the function in every cycle,and is named "pulse-by-pulse current limit".

(a) +current limit

(b) -current limit

Fig. 11 Operating waveforms of current limiting circuit

It is rather recommended to use not "CLM+" but "CLM-" terminal, as the influence from the gate drive current of MOS-FIT can be eliminated and wide voltage rating of +4 V to -4 V is guaranteed for absolute maximum rating.
There happen some noise voltage on RcLm during the switching of power transistor due to the snubber circuit and stray capacitor of the transformer windings
To eliminate the abnormal operation by the noise voltage, the low pass filter, which consists of RNF and CNF is used as shown in Fig. 12.
It is recommended to use 10 to $100 \Omega$ for RNF because such range of RNF is not influenced by the flow-out current of some $200 \mu \mathrm{~A}$ from CLM terminal and CNF is designed to have the enough value to absorb the noise voltage.


Fig. 12 How to connect current limit circuit Intermittent action and oscillation control section

When the internal current limiting circuit states to operate and also the VF level decreases to lower than the certain level of some 3 V ,the dead-time spreads and intermittent action and OSC control circuit(which is one of the timer-type-protection circuit)starts to operate.
The intermittent action and OSC control circuit is the one to generate the control signal for oscillator and intermittent action circuit.
Fig. 13 shows the timing-chart of this circuit. When the output of intermittent action and oscillation control is at "high" level,the waveform of oscillator depends on the VF terminal voltage and the intermittent action circuit begins to operate.

(a) With current limit signal

(b) Without current limit signal

Fig. 13 Timing chart of intermittent and OSC.control circuit

## Intermittent action circuit section

Intermittent action circuit will start to operate when the output signal from the intermittent action and oscillation control circuit are "high" and also VF terminal voltage is lower than VTHTIME of about 3 V .
Fig. 14 shows the block diagram of intermittent action circuit. Transistor Q is on state when VF terminal voltage is higher than $\mathrm{V}_{\text {THTIME }}$ of about 3 V , so the CT terminal voltage is near to GND potential.
When VF terminal voltage is lower than Vthtime, Q becomes "off" and the CT has the possibility to be charged up. Under this condition, if the intermittent action and oscillation control signal become "high" the switch SWA will close only in this "high" duration and CT is charged up by the current of $120 \mu \mathrm{~A}$ through SWA (SWB is open) and CT terminal potential will rise. The output pulse can be generated only this duration. When the CT terminal voltage reaches to 8 V , the control logic circuit makes the SWA "off" and SWB "on",in order to flow in the Itimeoff of $15 \mu \mathrm{~A}$ to CT terminal.
The IC operation will be ceased in the falling duration.
On the other hand, when CT terminal voltage decreases to lower than 2V,the IC operation will be reset to original state, as the control logic circuit makes the SWA "on" and SWb "off". Therefore the parts in power circuit including secondary rectifier diodes are protected from the overheat by the over current.


Fig. 14 Block diagram of intermittent action circuit

# MITSUBISHI (Dig./Ana. INTERFACE) <br> M51995AP/FP 



Fig. 15 Waveform of CT terminal

Fig. 16 shows the Icc versus Vcc in this timer-off duration. In this duration the power is not supplied to IC from the third winding of transformer but through from the resistor R1 connected toVcc line.
If the R1 shown in Fig. 1 and 2 is selected adequate value,Vcc terminal voltage will be kept at not so high or low but adequate value, as the Icc versus Vcc characteristics has such the one shown in Fig. 16.


Fig. 16 Icc vs.Vcc in timer-off duration of intermittent action circuit

To ground the CT terminal is recommended, when the intermittent mode is not used.
In this case the oscillated frequency will become low but the IC will neither stop the oscillation nor change to the intermittent action mode, when the current limit function becomes to operate and the VF terminal voltage becomes low.

## Voltage detector circuit(DET) section

The DET terminal can be used to control the output voltage which is determined by the winding ratio of fly back transformer in fly-back system or in case of common ground circuit
of primary and secondary in feed forward system. The circuit diagram is quite similar to that of shunt regulator type 431 as shown in Fig.17.As well known from Fig. 17 and Fig. 18,the output of OP AMP has the current-sink ability, when the DET terminal voltage is higher than 2.5 V but it becomes high impedance state when lower than 2.5V DET terminal and F/B terminal have inverting phase characteristics each other,so it is recommended to connect the resistor and capacitor in series between them for phase compensation.It is very important,one can not connect by resistor directly as there is the voltage difference between them and the capacitor has the DC stopper function.


Fig. 17 Equivalent circuit diagram of voltage detector


Fig. 18 Equivalent circuit diagram of voltage detector

## ON-OFF circuit section

Fig. 19 shows the circuit diagram of ON-OFF circuit. The current flown into the ON-OFF terminal makes the Q4 "on" and the switching operation stop.On the other hand.the switching operation will recover as no current flown into ON/OFF terminal makes Q4 "off" As the constant current source connected to Q4 base terminal has such the hysteresis characteristics of $20 \mu \mathrm{~A}$ at operation and $3 \mu \mathrm{~A}$ at stopping. So the unstable operation is not appeared even if the ON/OFF terminal voltage signal varies slowly.

Fig. 20 shows how to connect the ON/OFF terminal.The switching operation will stop by swich-off and operate by switchon.
Transistor or photo transistor can be replaced by this switch, of course.No resistor of 30 to $100 \mathrm{k} \Omega$ is connected and ON/OFF terminal is directly connected to GND, when it is not necessary to use the ON/OFF operation.
Fig. 21 shows the Icc versus Vcc characteristics in OFF state and Vcc will be kept at not so high or low but at the adequate voltage, when R1 shown in Fig. 1 and 2 is selected properly.


Fig. 19 ON/OFF circuit


Fig. 20 Connecting of ON/OFF terminal


Fig. 21 Icc vs.Vcc in OFF state

## OVP circuit(over voltage protection circuit)section

OVP circuit is basically positive feedback circuit constructed by Q2,Q3 as shown in Fig. 22.
Q2, Q3 turn on and the circuit operation of IC stops, when the input signal is applied to OVP terminal.(threshold voltage $\simeq$ 750 mV )
The current value of $I 2$ is about $150 \mu \mathrm{~A}$ when the OVP does not operates but it decreases to about $2 \mu \mathrm{~A}$ when OVP operates. It is necessary to input the sufficient larger current $(800 \mu \mathrm{~A}$ to 8 mA )than I 2 for triggering the OVP operation.
The reason to decrease I 2 is that it is necessary that Icc at the OVP rest supply voltage is small.
It is necessary that OVP state holds by circuit current from R1 in the application example,so this IC has the characteristic of small Icc at the OVP reset supply voltage( $\sim$ stand-by current + $20 \mu \mathrm{~A})$
On the other hand,the circuit current is large in the higher supply voltage, so the supply voltage of this IC doesn't become so high by the voltage drop across R1.
This characteristic is shown in Fig. 23.
The OVP terminal input current in the voltage lower than the OVP threshold voltage is based on 12 and the input current in the voltage higher than the OVP threshold voltage is the sum of the current flowing to the base of Q3 and the current flowing from the collector of Q2 to the base.
For holding in the latch state, it is necessary that the OVP terminal voltage is kept in the voltage higher than VBE of Q3. So if the capacitor is connected between the OVP terminal and GND, even though Q2 turns on in a moment by the surge voltage, etc,this latch action does not hold if the OVP terminal voltage does not become higher than VBE of Q3 by charging this capacitor.
For resetting OVP state, it is necessary to make the OVP terminal voltage lower than the OVP L threshold voltage or make Vcc lower than the OVP reset supply voltage.
As the OVP reset voltage is settled on the rather high voltage of 9.0V,SMPS can be reset in rather short time from the switch-off of the AC power source if the smoothing capacitor is not so large value.


Fig. 22 Detail diagram of OVP circuit


Fig. 23 CIRCUIT CURRENT VS. SUPPLY VOLTAGE (OVP OPERATION)

## Output section

It is required that the output circuit have the high sink and source abilities for MOS-FET drive.It is well known that the "totempole circuit has high sink and source ability.However, it has the demerit of high through current.
For example,the through current may reach such the high current level of 1A,if type M51995A has the "conventional" totempole circuit.For the high frequency application such as higher than 100 kHz , this through current is very important factor and will cause not only the large Icc current and the inevitable heat-up of IC but also the noise voltage.
This IC uses the improved totempole circuit,so without deteriorating the characteristic of operating speed, its through current is approximately 100 mA .

## APPLICATION NOTE OF TYPE M51995AP/FP Design of start-up circuit and the power supply of IC

(1)The start-up circuit when it is not necessary to set the start and stop input voltage
Fig. 24 shows one of the example circuit diagram of the start-up circuit which is used when it is not necessary to set the start and stop voltage.
It is recommended that the current more than $300 \mu \mathrm{~A}$ flows through R1 in order to overcome the operation start-up current Icc(START) and Cvcc is in the range of 10 to $47 \mu \mathrm{~F}$. The product of R1 by Cvcc causes the time delay of operation, so the response time will be long if the product is too much large.


Fig. 24 Start-up circuit diagram when it is not necessary to set the start and stop input voltage

Just after the start-up,the Icc current is supplied from Cvcc,however, under the steady state condition ,IC will be supplied from the third winding or bias winding of transformer, the winding ratio of the third winding must be designed so that the induced voltage may be higher than the operation-stop voltage $\mathrm{Vcc}(\mathrm{STOP})$.
The Vcc voltage is recommended to be 12 V to 17 V as the normal and optimum gate voltage is 10 to 15 V and the output voltage(VoH) of type M51995AP/FP is about(Vcc-2V).

It is not necessary that the induced voltage is settled higher than the operation start-up voltage Vcc(START), and the high gate drive voltage causes high gate dissipation,on the other hand,too low gate drive voltage does not make the MOS-FET fully onstate or the saturation state.


Fig. 25 Start-up circuit diagram when it is not necessary to set the start and stop input voltage
(2)The start-up circuit when it is not necessary to set the start and stop input voltage
It is recommend to use the third winding of "forward winding" or "positive polarity" as shown in Fig.25, when the DC source voltages at both the IC operation start and stop must be settled at the specified values.
The input voltage(VIN(START)), at which the IC operation starts, is decided by R1 and R2 utilizing the low start-up current characteristics of type M51995AP/FP.
The input voltage( $\operatorname{Vin(STOP)),\text {atwhichtheICoperationstops,is}}$ decided by the ratio of third winding of transformer. The VIN(START) and VIN(STOP) are given by following equations.
$\operatorname{VIN}(S T A R T) \simeq R 1 \cdot \operatorname{ICCL}+\left(\frac{R 1}{R 2}+1\right) \cdot \operatorname{VcC}(S T A R T) .$. $\qquad$
$\operatorname{VIN}(S T O P) \simeq\left(\operatorname{Vcc}(S T O P)-V_{F}\right) \cdot \frac{N P}{N B}+\frac{1}{2} V^{\prime} \operatorname{IN} \operatorname{RIP}(P-P) .$.
where
ICCL is the operation start-up current of IC
$\mathrm{VcC}(\mathrm{START})$ is the operation start-up voltage of IC
$\mathrm{VcC}($ STOP ) is the operation stop voltage of IC
$V_{F}$ is the forward voltage of rectifier diode
$\mathrm{V}^{\prime} \operatorname{IN}(\mathrm{P}-\mathrm{P})$ is the peak to peak ripple voltage of
Vcc terminal $\simeq \frac{N B}{N P} V^{\prime} \operatorname{IN} \operatorname{RIP}(P-P)$

It is required that the $\operatorname{VIN}(S T A R T)$ must be higher than $\operatorname{VIN}(S T O P)$. When the third winding is the "fly back winding" or "reverse polarity",the VIN(START) can be fixed,however, VIN(STOP) can not be settled by this system, so the auxiliary circuit is required.

## (3)Notice to the Vcc,Vcc line and GND line

To avoid the abnormal IC operation, it is recommended to design the Vcc is not vary abruptly and has few spike voltage, which is induced from the stray capacity between the winding of main transformer.
To reduce the spike voltage,the Cvcc, which is connected between Vcc and ground,must have the good high frequency characteristics.
To design the conductor-pattern on PC board,following cautions must be considered as shown in Fig. 26.
(a)To separate the emitter line of type M51995A from the GND line of the IC
(b)The locate the Cvcc as near as possible to type M51995A and connect directly
(c)To separate the collector line of type M51995A from the Vcc line of the IC
(d)To connect the ground terminals of peripheral parts of ICs to GND of type M51995A as short as possible


Fig. 26 How to design the conductor-pattern of type M51995A on PC board(schematic example)

## (4)Power supply circuit for easy start-up

When IC start to operate,the voltage of the Cvcc begins to decrease till the Cvcc becomes to be charged from the third winding of main-transformer as the Icc of the IC increases abruptly. In case shown in Fig. 24 and 25,some "unstable startup" or "fall to start-up" may happen, as the charging interval of Cvcc is very short duration;that is the charging does occur only the duration while the induced winding voltage is higher than the Cvcc voltage, if the induced winding voltage is nearly equal to the "operation-stop voltage" of type M51995.
It is recommended to use the 10 to $47 \mu \mathrm{~F}$ for Cvcc1, and about 5 times capacity bigger than Cvcc1 for Cvcc2 in Fig.27.


Fig. 27 DC source circuit for stable start-up

## OVP circuit

## (1)To avoid the miss operation of OVP

It is recommended to connect the capacitor between OVP terminal and GND for avoiding the miss operation by the spike noise.
The OVP terminal is connected with the sink current source ( $\sim 150 \mu \mathrm{~A}$ ) in IC when OVP does not operate,for absorbing the leak current of the photo coupler in the application.
So the resistance between the OVP terminal and GND for leakcut is not necessary.
If the resistance is connected, the supply current at the OVP reset supply voltage becomes large.
As the result,the OVP reset supply voltage may become higher than the operation stop voltage.
In that case,the OVP action is reset when the OVP is triggered at the supply voltage a little high than the operation stop voltage.
So it should be avoided absolutely to connect the resistance between the OVP terminal and GND.


Fig. 28 Peripheral circuit of OVP terminal


Fig. 29 Example circuit diagram to make the OVP-reset-time fast


FIG. 30 OVP setting method using the induced third winding voltage on fly back system
(2)Application circuit to make the OVP-reset time fast

The reset time may becomes problem when the discharge time constant of CFIN • (R1+R2) is long. Under such the circuit condition, it is recommended to discharge the Cvcc forcedly and to make the Vcc low value.This makes the OVP-reset time fast.
(3)OVP setting method using the induced third winding voltage on fly back system

For the over voltage protection (OVP),the induced fly back type third winding voltage can be utilized, as the induced third winding voltage depends on the output voltage. Fig. 30 shows one of the example circuit diagram.

## Current limiting circuit

## (1)Peripheral circuit of CLM+,CLM- terminal

Fig. 31 and 32 show the example circuit diagrams around the CLM+ and CLM- terminal.It is required to connect the low pass filter, as the main current or drain current contains the spike current especially during the turn-on duration of MOS-FIT. $1,000 \mathrm{pF}$ to $22,000 \mathrm{pF}$ is recommended for CnF and the RnF1 and RNF2 have the functions both to adjust the "current-detecting-sensitivity" and to consist the low pass filter.


Fig. 31 Peripheral circuit diagram of CLM+ terminal


Fig. 32 Peripheral circuit diagram of CLM- terminal

To design the Rnf1 and RnF2, it is required to consider the influence of CLM terminal source current(IINCLM+ or INFCLM-), which value is in the range of 90 to $270 \mu \mathrm{~A}$.
In order to be not influenced from these resistor paralleled value of RnF1 and Rnf2,(RNF1/RNF2)is recommended to be less than $100 \Omega$.
The Rclm should be the non-inductive resistor.

## (2)Over current limiting curve

## (a)In case of feed forward system

Fig. 33 shows the primary and secondary current wave-forms under the current limiting operation.
At the typical application of pulse by pulse primary current detecting circuit,the secondary current depends on the primary current.As the peak value of secondary current is limited to specified value,the characteristics curve of output voltage versus output current become to the one as shown in Fig.34.

(a) Feed forward system

11


12
(b) Primary and secondary current

Fig. 33 Primary and secondary current waveforms under the current limiting operation condition on feed forward system


Fig. 34 Over current limiting curve on feed forward system

The demerit of the pulse by pulse current limiting system is that the output pulse width can not reduce to less than some value because of the delay time of low pass filter connected to the CLM terminal and propagation delay time TPDCLM from CLM terminal to output terminal of type M51995A. The typical TPDCLM is 100 ns .
As the frequency becomes higher, the delay time must be shorter.And as the secondary output voltage becomes higher,the dynamic range of on-duty must be wider;it means that it is required to make the on-duration much more narrower. So this system has the demerit at the higher oscillating frequency and higher output voltage applications.
To improve these points, the oscillating frequency is set low using the characteristics of VF terminal.When the current limiting circuit operates under the over current condition, the oscillating frequency decreases in accordance with the decrease of VF terminal voltage, if the VF is lower than 3.5 V . And also the dead time becomes longer.

Under the condition of current limiting operation, the output current I2 continues as shown in Fig.33.So the output voltage depends on the product of the input primary voltage VIN and the on-duty.
If the third winding polarity is positive ,the Vcc depends on Vin,so it is concluded that the smoothed voltage of Vout terminal depends on the output DC voltage of the SMPS. So the sharp current limiting characteristics will be got,if the Vout voltage if feed back to VF terminal through low pass filter as shown in Fig. 35.


Fig. 35 Feed back loop through low pass filter from Vout to Vf terminal

It is recommended to use $15 \mathrm{k} \Omega$ for RvFFB, and $10,000 \mathrm{pF}$ for CVFFB in Fig. 35.
Fig. 36 shows how to control the knee point where the frequency becomes decrease.


Fig. 36 How to control the knee point

## (b)In case of fly back system

The DC output voltage of SMPS depends on the Vcc voltage of type M51995A when the polarity of the third winding is negative and the system is fly back.So the operation of type M51995A will stop when the Vcc becomes lower than "Operation-stop voltage" of M51995A when the DC output voltage of SMPS decreases under specified value at over load condition.


Fig. 37 Over current limiting curve on fly back system

However,the M51995A will non-operate and operate intermittently, as the Vcc voltage rises in accordance with the decrease of Icc current.
The fly back system has the constant output power characteristics as shown in Fig. 37 when the peak primary current and the operating frequency are constant.
To control the increase of DC output current, the operating frequency is decreased using the characteristics of VF terminal when the over current limiting function begins to operate. The voltage which mode by dividing the Vcc is applied to VF terminal as shown in Fig.38, as the induced third winding voltage depends on the DC output voltage of SMPS.
$15 \mathrm{k} \Omega$ or less is recommended for R2 in Fig. 38 , it is noticed that the current flows through R1 and R2 will superpose on the IcC(START) current.
If the R1 is connected to Cvcc2 in Fig.27,the current flows through $R_{1}$ and $R_{2}$ is independent of the Icc(START).


Fig. 38 Circuit diagram to make knee point low on fly back system
(c)Application circuit to keep the non-operating condition when over load current condition will continue for specified duration
The CT terminal voltage will begin to rise and the capacitor connected to CT terminal will be charged-up, if the current limiting function starts, and VF terminal voltage decreases below Vthtime( $\simeq 3 \mathrm{~V})$.
If the charged-up CT terminal voltage is applied to OVP terminal through the level-shifter consisted of buffer transistor and resistor,it makes type M51995A keep non-operating condition.


Fig. 39 Application circuit diagram to keep the non-operating condition when over load current condition will continue for specified duration

## Output circuit

(1)The output terminal characteristics at the Vcc voltage lower than the "Operation-stop" voltage


Fig. 40 Circuit diagram to prevent the MOS-FIT gate potential rising

The output terminal has the current sink ability even though the Vcc voltage lower than the "Operation-stop" voltage or Vcc(stop) (It means that the terminal is "Output low state" and please refer characteristics of output low voltage versus sink current.) This characteristics has the merit not to damage the MOS-FIT at the stop of operation when the Vcc voltage decreases lower than the voltage of Vcc(stop), as the gate charge of MOSFIT, which shows the capacitive load characteristics to the output terminal, is drawn out rapidly.
The output terminal has the draw-out ability above the Vcc voltage of 2 V ,however, lower than the 2 V , it loses the ability and the output terminal potential may rise due to the leakage current.
In this case, it is recommended to connect the resistor of $100 \mathrm{k} \Omega$ between gate and source of MOS-FIT as shown in Fig.40.


Fig. 41 The relation between applied gate-source voltage and stored gate charge

The charging and discharging current caused by this gate charge makes the gate power dissipation. The relation between gate drive current ID and total gate charge QGSH is shown by following equation;

$$
\begin{equation*}
\mathrm{ID}=\text { QGSH } \cdot \mathrm{fosc} \tag{11}
\end{equation*}
$$

Where
fosc is switching frequency
As the gate drive current may reach up to several tenths milliamperes at 500 kHz operation, depending on the size of MOS-FIT,the power dissipation caused by the gate current can not be neglected.
In this case,following action will be considered to avoid heat
up of type M51995A.
(1) To attach the heat sink to type M51995A
(2) To use the printed circuit board with the good thermal conductivity
(3) To use the buffer circuit shown next section

## (3)Output buffer circuit

It is recommended to use the output buffer circuit as shown in Fig.42, when type M51995A drives the large capacitive load or bipolar transistor.

## (2)MOS-FIT gate drive power dissipation

Fig. 41 shows the relation between the applied gate voltage and the stored gate charge.
In the region 1 ,the charge is mainly stored at CGS as the depletion is spread and CGD is small owing to the off-state of MOS-FIT and the high drain voltage.
In the region 2 ,the CGD is multiplied by the "mirror effect" as the characteristics of MOS-FIT transfers from off-state to onstate.
In the region 3 ,both the CGD and CGs affect to the characteristics as the MOS-FIT is on-state and the drain voltage is low.


Fig. 42 Output buffer circuit diagram

## DET

Fig. 43 shows how to use the DET circuit for the voltage detector and error amplifier.
For the phase shift compensation, it is recommended to connected the CR network between det terminal and F/B terminal.


Fig. 43 How to use the DET circuit for the voltage detector

Fig. 44 shows the gain-frequency characteristics between point B and point C shown in Fig. 43.
The G1, $\omega_{1}$ and $\omega_{2}$ are given by following equations;
$\mathrm{G} 1=\frac{\mathrm{R} 3}{\mathrm{R} 1 / \mathrm{R} 2}$.
$\omega_{1}=\frac{1}{\mathrm{C} 2 \cdot \mathrm{R} 3}$
$\omega_{2}=\frac{\mathrm{C} 1+\mathrm{C} 2}{\mathrm{C} 1 \cdot \mathrm{C} 2 \cdot \mathrm{R} 3}$
At the start of the operation,there happen to be no output pulse due to F/B terminal current through C1 and C2, as the potential of $F / B$ terminal rises sharply just after the start of the operation.

$$
\underbrace{\substack{\text { GAVDET } \\ \text { (DC VOLTAGE GAIN) }}}_{\underset{\log \vec{\omega}}{ } \quad \omega_{1} \quad \omega_{2}}
$$

Fig. 44 Gain-frequency characteristics between point $B$ and $C$ shown in Fig. 43

Not to lack the output pulse, is recommended to connect the capacitor C 4 as shown by broken line.
Please take notice that the current flows through the R1 and R2 are superposed to Icc(START). Not to superpose,R1 is connected to Cvcc2 as shown in Fig. 27.

## How to get the narrow pulse width during the start of operation

Fig. 45 shows how to get the narrow pulse width during the start of the operation. If the pulse train of forcedly narrowed pulsewidth continues too long,the misstart of operation may happen,so it is recommended to make the output pulse width narrow only for a few pulse at the start of operation. $0.1 \mu \mathrm{~F}$ is recommended for the C .


Fig. 45 How to get the narrow pulse width during the start of operation

## How to synchronize with external circuit

Type M51995A has no function to synchronize with external circuit,however, there is some application circuit for synchronization as shown in Fig.46. If this circuit is used,the synchronization may be out of order at the overload condition when the current limiting function starts to operate and VF terminal voltage becomes lower than 3V.


Fig. 46 How to synchronize with external circuit

# MITSUBISHI (Dig./Ana. INTERFACE) <br> M51995AP/FP 

SWITCHING REGULATOR CONTROL


Fig. 47 Driver circuit diagram (1) for bipolar transistor

## Driver circuit for bipolar transistor

When the bipolar transistor is used instead of MOS-FIT,the base current of bipolar transistor must be sinked by the negative base voltage source for the switching-off duration, in order to make the switching speed of bipolar transistor fast one. In this case,over current can not be detected by detecting resistor in series to bipolar transistor,so it is recommended to use the CT(current transformer).
For the low current rating transistor,type M51995A can drive it directly as shown in Fig. 48.


Fig. 48 Driver circuit diagram (2) for bipolar transistor


H-Axis : 20ns/div
V-Axis : $50 \mathrm{~mA} /$ div
AT RISING EDGE OF OUTPUT PULSE


H-Axis: 20ns/div V-Axis : $10 \mathrm{~mA} / \mathrm{div}$

## AT RISING EDGE OF OUTPUT PULSE

Fig. 49 Through current waveform of totempole driver circuit at no-load and Vcc of 18V condition

## APPLICATION EXAMPLE

Feed forward types SMPS with multi-output.


