

The HD74LS49 features active-high outputs for driving lamp buffer. This circuit incorporates a direct blanking input. Segment identification and resultant displays are shown below. Display patterns for BCD input counts above 9 are unique symbols to authenticate input conditions. It contains an overriding blanking input (BI) which can be used to control the lamp intensity by pulsing or to inhibit the output. Inputs and outputs are entirely compatible for use with TTL or DTL logic outputs.

BLOCK DIAGRAM



PIN ARRANGEMENT



BABSOLUTE MAXIMUM RATINGS

| Item | Symbol | Ratings | Unit |
|-----------------------------|---------|-------------|------|
| Supply voltage | Vcc | 7.0 | V |
| Input voltage | Vis | 7.0 | V |
| Output current (off state) | IO(aff) | 1 | mА |
| Operating temperature range | Tup | - 20 - + 75 | °C |
| Storage temperature range | Tete | 65~ + 150 | Ϋ́ |


| | 1 | Inputs | | | | Outputs | | | | | | | Note | |
|---------------------|---|--------|---|---|----|---------|----|---|---|----------|---|---|------|--|
| Decimal or Function | D | C | B | A | BI | a | Ь | с | d | e | f | B | | |
| 0 | L | L | L | L | н | н | н | Н | н | Н | H | L | | |
| 1 | L | L | L | н | н | L | Н | н | L | L | L | L | | |
| 2 | L | L | н | L | н | н | Н | L | Н | н | L | Н | | |
| 3 | L | L | н | Н | н | н | ъН | н | H | L | L | Н | | |
| 4 | L | н | L | L | н | L | Н | н | L | L | н | н | | |
| 5 | L | Н | L | н | н | н | L | Н | Н | L | н | Н | | |
| 6 | L | н | н | L | н | L | L | Н | н | н | н | Н | 1 | |
| 7 | L | н | Н | н | н | Н | Н | Н | L | L | L | L | | |
| 8 | н | L | L | L | н | н | H | Н | Н | <u> </u> | H | н | | |
| 9 | н | L | L | Н | н | н | Н | Н | L | L | H | Н | | |
| 10 | н | L | Н | L | н | L | L | L | н | н | L | Н | | |
| 11 | н | L | н | н | н | L | L | Н | н | L | L | н | | |
| 12 | н | н | L | L | Н | L | н | L | L | L | н | н | | |
| 13 | Н | н | L | н | н | н | L | L | н | L | н | Н | | |
| 14 | н | н | Н | L | н | L | L | L | Н | н | н | н | | |
| 15 | н | н | н | н | н | L | L | L | L | L | L | L | | |
| BI | × | × | × | × | L | L | L | L | L | L | L | L | 2 | |

FUNCTION TABLE

H; high level, L; low level, X; irrelevant

Notes: 1. The blanking input (BI) must be open or held at a high logic level when output functions 0 through 15 are desired.

2. When a low logic level is applied directly to the blanking input (BI), all segment outputs are low regardless of the level of any other input.



70

ELECTRICAL CHARACTERISTICS (Ta=-20~+75°C)

| Item | Symbol | Test Conditions | | min | typ* | max | Unit |
|--|--------|---|---|-----|------|------|------|
| | Vin | | | 2.0 | - | | V |
| Input voltage | VIL | | · | - | _ | 0.8 | V |
| Output current | Іон | $V_{CC} = 4.75 V, V_{IH} = 2V, V_{IL} = 0.8 V, V_{IL} = 0.8 V$ | он=5.5 V | - | | 250 | μA |
| Output voltage Vol | | IoL=4mA | - | - | 0.4 | v | |
| | VOL | $V_{CC} = 4.75 \text{V}, V_{IH} = 2 \text{V}, V_{L} = 0.8 \text{V}$ | $I_{OL} = 8 \text{m A}$ | - T | _ | 0.5 | ¥ |
| ······································ | Іін | $V_{CC} = 5.25 \text{V}, V_l = 2.7 \text{V}$ | • | - | _ | 20 | μA |
| Input current | Ĩ1L | $V_{\rm CC} = 5.25 V, V_{\rm I} = 0.4 V$ | | - | — | -0.4 | mA |
| | - Iı | $V_{cc} = 5.25 V, V_l = 7 V$ | | - | | 0.1 | mA |
| Supply current * * | Icc | <i>V</i> _{cc} = 5.25V | | - | 8 | 15 | mА |
| Input clamp voltage | Vik | $V_{CC} = 4.75 \text{V}, \ I_{IN} = -18 \text{mA}$ | | - | | -1.5 | v |


* $V_{CC}=5V$, $Ta=25^{\circ}C$ ** I_{CC} is measured with all outputs open and all inputs at 4.5V.

ESWITCHING CHARACTERISTICS ($V_{cc} = 5V$, $T_a = 25^{\circ}C$)


| Item | Symbol | Input | Test Conditions | min | typ | max | Unit |
|---------------------------------------|--------|-------|---|-----|-----|-----|------|
| · · · · · · · · · · · · · · · · · · · | tphi. | A | $C = 15 \cdot C = R = 200$ | - | - | 100 | ns |
| Decement of the later time | TPLH | | $C_L = 15 \mathrm{pF}, R_L = 2 \mathrm{k} \Omega$ | - | - | 100 | |
| Propagation delay time | 1PHL | DI | | - | - | 100 | |
| | tpl.n | BI | $C_L = 15 \mathrm{pF}, R_L = 6 \mathrm{k} \Omega$ | | - | 100 | ns |

TESTING METHOD

1) Test Circuit



Waveform




2) Testing Table


| | | Inputs | | | | | | (| Dutput | s | | |
|--------------|------|--------|------|------|-----|-----|-----|-----|----------|-----|-----|-----|
| Item | BI | D | С | В | A | a | b | с | d | e | f | g |
| | 4.5V | GND | GND | GND | IN | OUT | | | OUT | OUT | OUT | _ |
| tpi.H | 4.5V | GND | GND | 4.5V | IN | | _ | OUT | <u> </u> | OUT | - | — |
| t PHL | 4.5V | GND | 4.5V | 4.5V | IN | OUT | OUT | | OUT | OUT | OUT | OUT |
| | IN | GND | GND | GND | GND | OUT | OUT | OUT | OUT | OUT | OUT | - |

Unit: mm






*Dimension including the plating thickness Base material dimension



| Hitachi Code | FP-14DA |
|--------------------------|----------|
| JEDEC | |
| EIAJ | Conforms |
| Weight (reference value) | 0.23 g |

Unit: mm






| Hitachi Code | FP-14DN |
|--------------------------|----------|
| JEDEC | Conforms |
| EIAJ | Conforms |
| Weight (reference value) | 0.13 g |

*Pd plating

Cautions

- Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
- 2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
- 3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
- 4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
- 5. This product is not designed to be radiation resistant.
- 6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
- 7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.



HITACHI