

# MX27C2000

# 2M-BIT [256K x 8] CMOS EPROM

#### **FEATURES**

- 256Kx 8 organization
- Single +5V power supply
- +12.5V programming voltage
- Fast access time:35/45/55/70/90/100/120/150 ns
- Totally static operation
- Completely TTL compatible

- Operating current:30mA
- Standby current: 100uA
- Package type:
  - 32 pin plastic DIP
  - 32 pin SOP
  - 32 pin PLCC
  - 32 pin TSOP(I)

#### GENERAL DESCRIPTION


The MX27C2000 is a 5V only, 2M-bit, One Time Programmable Read Only Memory. It is organized as 256K words by 8 bits per word, operates from a single + 5 volt supply, has a static standby mode, and features fast single address location programming. All programming signals are TTL levels, requiring a single pulse. For programming outside from the system, existing EPROM

programmers may be used. The MX27C2000 supports a intelligent fast programming algorithm which can result in programming time of less than one minute.

This EPROM is packaged in industry standard 32 pin dual-in-line packages, 32 lead SOP, 32 lead PLCC and 32 lead TSOP (I) packages.

#### PIN CONFIGURATIONS

#### 32 PDIP/SOP




□ Q4


18

17 🗖 Q3

# 32 PLCC



#### **BLOCK DIAGRAM**




#### **32 TSOP**

Q2 🗖 15

16

GND



#### PIN DESCRIPTION

SYMBOL	PIN NAME
A0~A17	Address Input
Q0~Q7	Data Input/Output
CE	Chip Enable Input
ŌĒ	Output Enable Input
PGM	Programmable Enable Input
VPP	Program Supply Voltage
NC	No Internal Connection
VCC	Power Supply Pin (+5V)
GND	Ground Pin



#### **FUNCTIONAL DESCRIPTION**

#### THE PROGRAMMING OF THE MX27C2000

When the MX27C2000 is delivered, or it is erased, the chip has all 2M bits in the "ONE", or HIGH state. "ZEROs" are loaded into the MX27C2000 through the procedure of programming.

For programming, the data to be programmed is applied with 8 bits in parallel to the data pins.

VCC must be applied simultaneously or before VPP, and removed simultaneously or after VPP. When programming an MXIC EPROM, a 0.1uF capacitor is required across VPP and ground to suppress spurious voltage transients which may damage the device.

#### **FAST PROGRAMMING**

The device is set up in the fast programming mode when the programming voltage VPP = 12.75V is applied, with VCC = 6.25 V and PGM = VIH (Algorithm is shown in Figure 1). The programming is achieved by applying a single TTL low level 100us pulse to the PGM input after addresses and data line are stable. If the data is not verified, an additional pulse is applied for a maximum of 25 pulses. This process is repeated while sequencing through each address of the device. When the programming mode is completed, the data in all address is verified at VCC = VPP = 5V  $\pm$  10%.

#### **PROGRAM INHIBIT MODE**

Programming of multiple MX27C2000s in parallel with different data is also easily accomplished by using the Program Inhibit Mode. Except for  $\overline{CE}$  and  $\overline{OE}$ , all like inputs of the parallel MX27C2000 may be common. A  $\overline{TTL}$  low-level program pulse applied to an MX27C2000  $\overline{CE}$  input with VPP = 12.5 ± 0.5 V and  $\overline{PGM}$  LOW will program that MX27C2000. A high-level  $\overline{CE}$  input inhibits the other MX27C2000s from being programmed.

#### PROGRAM VERIFY MODE

Verification should be performed on the programmed bits to determine that they were correctly <u>programmed</u>. The <u>verification</u> should be performed with OE and CE at VIL, PGM at VIH, and VPP at its programming voltage.

#### **AUTO IDENTIFY MODE**

The auto identify mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and device type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the  $25\% \pm 5\%$  ambient temperature range that is required when programming the MX27C2000.

To activate this mode, the programming equipment must force  $12.0 \pm 0.5 \, \text{V}$  on address line A9 of the device. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from VIL to VIH. All other address lines must be held at VIL during auto identify mode.

Byte 0 (A0 = VIL) represents the manufacturer code, and byte 1 (A0 = VIH), the device identifier code. For the MX27C2000, these two identifier bytes are given in the Mode Select Table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (Q7) defined as the parity bit.

#### **READ MODE**

The MX27C2000 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable  $(\overline{CE})$  is the power control and should be used for device selection. Output Enable  $(\overline{OE})$  is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (tACC) is equal to the delay from  $\overline{CE}$  to output (tCE). Data is available at the outputs tOE after the falling edge of  $\overline{OE}$ , assuming that  $\overline{CE}$  has been LOW and addresses have been stable for at least tACC - tOE.

#### **STANDBY MODE**

The MX27C2000 has a CMOS standby mode which reduces the maximum VCC current to 100 uA. It is placed in CMOS standby when  $\overline{\text{CE}}$  is at VCC  $\pm$  0.3 V. The MX27C2000 also has a TTL-standby mode which reduces the maximum VCC current to 1.5 mA. It is placed in TTL-standby when  $\overline{\text{CE}}$  is at VIH. When in standby mode, the outputs are in a high-impedance state, independent of the  $\overline{\text{OE}}$  input.



#### TWO-LINE OUTPUT CONTROL FUNCTION

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- 1. Low memory power dissipation,
- 2. Assurance that output bus contention will not occur.

It is recommended that  $\overline{CE}$  be decoded and used as the primary device-selecting function, while  $\overline{OE}$  be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

# **SYSTEM CONSIDERATIONS**

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 uF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7 uF bulk electrolytic capacitor should be used between VCC and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

#### **MODE SELECT TABLE**

				PINS			
MODE	CE	OE	PGM	Α0	A9	VPP	OUTPUTS
Read	VIL	VIL	Х	Х	Х	VCC	DOUT
Output Disable	VIL	VIH	Х	Х	Х	VCC	High Z
Standby (TTL)	VIH	Х	Х	Х	Х	VCC	High Z
Standby (CMOS)	VCC±0.3V	Х	Х	Х	Х	VCC	High Z
Program	VIL	VIH	VIL	Х	Х	VPP	DIN
Program Verify	VIL	VIL	VIH	Х	Х	VPP	DOUT
Program Inhibit	VIH	Х	Х	Х	Х	VPP	High Z
Manufacturer Code(3)	VIL	VIL	Х	VIL	VH	VCC	C2H
Device Code(3)	VIL	VIL	Х	VIH	VH	VCC	20H

NOTES: 1. VH = 12.0 V  $\pm$  0.5 V


2. X = Either VIH or VIL

3. A1 - A8 = A10 - A17 = VIL(For auto select)

4. See DC Programming Characteristics for VPP voltage during programming.




# FIGURE 1. FAST PROGRAMMING FLOW CHART







# **SWITCHING TEST CIRCUITS**



# **SWITCHING TEST WAVEFORMS**





P/N: PM0157 5 REV. 4.2, AUG. 26, 2003



#### **ABSOLUTE MAXIMUM RATINGS**

RATING	VALUE
Ambient Operating Temperature	-40°C to 85°C
Storage Temperature	-65°C to 125°C
Applied Input Voltage	-0.5V to 7.0V
Applied Output Voltage	-0.5V to VCC + 0.5V
VCC to Ground Potential	-0.5V to 7.0V
V9 & VPP	-0.5V to 13.5V

# NOTICE:

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended period may affect reliability.

#### NOTICE

Specifications contained within the following tables are subject to change.

# DC/AC Operating Condition for Read Operation

		MX27C2000									
		-35	-45	-55	-70	-90	-10	-12	-15		
Operating	Commercial	0℃ to 55℃	0℃ to 55℃	0℃ to 70℃							
Temperature	Industrial			-40℃ to 85℃							
Vcc Power Su	ıpply	5V ± 5%	5V ± 5%	5V ± 5%	5V ± 10%						

# DC CHARACTERISTICS

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	CONDITIONS
VOH	Output High Voltage	2.4		V	IOH = -0.4mA
VOL	Output Low Voltage		0.4	V	IOL = 2.1mA
VIH	Input High Voltage	2.0	VCC + 0.5	V	
VIL	Input Low Voltage	-0.3	0.8	V	
ILI	Input Leakage Current	-10	10	uA	VIN = 0 to 5.5V
ILO	Output Leakage Current	-10	10	uA	VOUT = 0 to 5.5V
ICC3	VCC Power-Down Current		100	uA	CE = VCC ± 0.3V
ICC2	VCC Standby Current		1.5	mA	CE = VIH
ICC1	VCC Active Current		30	mA	CE = VIL, f=5MHz, lout = 0mA
IPP	VPP Supply Current Read		10	uA	$\overline{\text{CE}} = \overline{\text{OE}} = \text{VIL}, \text{VPP} = 5.5\text{V}$

# **CAPACITANCE** TA = 25°C, f = 1.0 MHz (Sampled only)

SYMBOL	PARAMETER	TYP.	MAX.	UNIT	CONDITIONS	
CIN	Input Capacitance	8	12	pF	VIN = 0V	
COUT	Output Capacitance	8	12	pF	VOUT = 0V	
CVPP	VPP Capacitance	18	25	pF	VPP = 0V	

P/N: PM0157 6 REV. 4.2, AUG. 26, 2003



# **AC CHARACTERISTICS**

		27C20	<u>00-35</u>	27C2	000-45	27C20	<u>00-55</u>	27C	2000-70	<u>]</u>	
Symbol	PARAMETER	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	Unit	Conditions
tACC	Address to Output Delay		35		45		55		70	ns	$\overline{CE} = \overline{OE} = VIL$
tCE	Chip Enable to Output Delay		35		45		55		70	ns	OE = VIL
tOE	Output Enable to Output Delay		15		20		25		30	ns	CE = VIL
tDF	OE High to Output Float,	0	15	0	15	0	20	0	20	ns	
	or CE High to Output Float										
tOH	Output Hold from Address, CE or	0		0		0		0		ns	
	OE which ever occurred first										

		27C20	00-90	27C20	00-10	27C200	00-12	27C20	000-15		
Symbol	PARAMETER	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	Unit	Conditions
tACC	Address to Output Delay		90		100		120		150	ns	$\overline{CE} = \overline{OE} = VIL$
tCE	Chip Enable to Output Delay		90		100		120		150	ns	OE = VIL
tOE	Output Enable to Output Delay		40		45		50		65	ns	CE = VIL
tDF	OE High to Output Float,	0	25	0	30	0	35	0	50	ns	
	or $\overline{\text{CE}}$ High to Output Float										
tOH	Output Hold from Address, CE or	0		0		0		0		ns	
	OE which ever occurred first										



# **DC PROGRAMMING CHARACTERISTICS** TA = 25°C ± 5°C

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	CONDITIONS
VOH	Output High Voltage	2.4		V	IOH = -0.40mA
VOL	Output Low Voltage		0.4	V	IOL = 2.1mA
VIH	Input High Voltage	2.0	VCC + 0.5	V	
VIL	Input Low Voltage	-0.3	0.8	V	
ILI	Input Leakage Current	-10	10	uA	VIN = 0 to 5.5V
VH	A9 Auto Select Voltage	11.5	12.5	V	
ICC3	VCC Supply Current (Program & Verify)		50	mA	
IPP2	VPP Supply Current(Program)		30	mA	CE=PGM=VIL,OE=VIH
VCC1	Fast Programming Supply Voltage	6.00	6.50	V	
VPP1	Fast Programming Voltage	12.5	13.0	V	


# **AC PROGRAMMING CHARACTERISTICS** TA = 25°C ± 5°C

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	CONDITIONS
tAS	Address Setup Time	2.0		us	
tOES	OE Setup Time	2.0		us	
tDS	Data Setup Time	2.0		us	
tAH	Address Hold Time	0		us	
tDH	Data Hold Time	2.0		us	
tDFP	Output Enable to Output Float Delay	0	130	ns	
tVPS	VPP Setup Time	2.0		us	
tPW	PGM Program Pulse Width	95	105	us	
tVCS	VCC Setup Time	2.0		us	
tCES	CE Setup Time	2.0		us	
tOE	Data valid from OE		150	ns	


P/N: PM0157 8 REV. 4.2, AUG. 26, 2003



# WAVEFORMS READCYCLE



# FAST PROGRAMMING ALGORITHM WAVEFORM





# ORDERING INFORMATION PLASTIC PACKAGE

PART NO.	ACCESS TIME	OPERATING	STANDBY	OPERATING	PACKAGE
	(ns)	CURRENT MAX.(mA)	CURRENT MAX.(uA)	TEMPERATURE	
MX27C2000PC-35	35	30	100	0℃ to 55℃	32 Pin DIP
MX27C2000QC-35	35	30	100	0℃ to 55℃	32 Pin PLCC
MX27C2000MC-35	35	30	100	0℃ to 55℃	32 Pin SOP
MX27C2000TC-35	35	30	100	0℃ to 55℃	32 Pin TSOP
MX27C2000PC-45	45	30	100	0℃ to 55℃	32 Pin DIP
MX27C2000QC-45	45	30	100	0℃ to 55℃	32 Pin PLCC
MX27C2000MC-45	45	30	100	0℃ to 55℃	32 Pin SOP
MX27C2000TC-45	45	30	100	0℃ to 55℃	32 Pin TSOP
MX27C2000PC-55	55	30	100	0℃ to 70℃	32 Pin DIP
MX27C2000QC-55	55	30	100	0℃ to 70℃	32 Pin PLCC
MX27C2000MC-55	55	30	100	0℃ to 70℃	32 Pin SOP
MX27C2000TC-55	55	30	100	0℃ to 70℃	32 Pin TSOP
MX27C2000PI-55	55	30	100	-40℃ to 85℃	32 Pin DIP
MX27C2000QI-55	55	30	100	-40℃ to 85℃	32 Pin PLCC
MX27C2000MI-55	55	30	100	-40℃ to 85℃	32 Pin SOP
MX27C2000TI-55	55	30	100	-40℃ to 85℃	32 Pin TSOF
MX27C2000PC-70	70	30	100	0℃ to 70℃	32 Pin DIP
MX27C2000QC-70	70	30	100	0℃ to 70℃	32 Pin PLCC
MX27C2000MC-70	70	30	100	0°C to 70°C	32 Pin SOP
MX27C2000TC-70	70	30	100	0°C to 70°C	32 Pin TSOF
MX27C2000PI-70	70	30	100	-40℃ to 85℃	32 Pin DIP
MX27C2000QI-70	70	30	100	-40℃ to 85℃	32 Pin PLCC
MX27C2000MI-70	70	30	100	-40℃ to 85℃	32 Pin SOP
MX27C2000TI-70	70	30	100	-40℃ to 85℃	32 Pin TSOF
MX27C2000PC-90	90	30	100	0℃ to 70℃	32 Pin DIP
MX27C2000QC-90	90	30	100	0℃ to 70℃	32 Pin PLCC
MX27C2000MC-90	90	30	100	0℃ to 70℃	32 Pin SOP
MX27C2000TC-90	90	30	100	0℃ to 70℃	32 Pin TSOF
MX27C2000PI-90	90	30	100	-40℃ to 85℃	32 Pin DIP
MX27C2000QI-90	90	30	100	-40℃ to 85℃	32 Pin PLCC
MX27C2000MI-90	90	30	100	-40℃ to 85℃	32 Pin SOP
MX27C2000TI-90	90	30	100	-40℃ to 85℃	32 Pin TSO
MX27C2000PC-10	100	30	100	0℃ to 70℃	32 Pin DIP
MX27C2000QC-10	100	30	100	0℃ to 70℃	32 Pin PLCC
MX27C2000MC-10	100	30	100	0℃ to 70℃	32 Pin SOP
MX27C2000TC-10	100	30	100	0℃ to 70℃	32 Pin TSOF
· <del>-</del>					
MX27C2000PI-10	100	30	100	-40℃ to 85℃	32 Pin DIP

P/N: PM0157 10 REV. 4.2, AUG. 26, 2003







PART NO.	ACCESS TIME	OPERATING	STANDBY	OPERATING	PACKAGE
	(ns)	CURRENT MAX.(mA)	CURRENT MAX.(uA)	TEMPERATURE	
MX27C2000MI-10	100	30	100	-40℃ to 85℃	32 Pin SOP
MX27C2000TI-10	100	30	100	-40℃ to 85℃	32 Pin TSOP
MX27C2000PC-12	120	30	100	0℃ to 70℃	32 Pin DIP
MX27C2000QC-12	120	30	100	0℃ to 70℃	32 Pin PLCC
MX27C2000MC-12	120	30	100	0℃ to 70℃	32 Pin SOP
MX27C2000TC-12	120	30	100	0℃ to 70℃	32 Pin TSOP
MX27C2000PI-12	120	30	100	-40℃ to 85℃	32 Pin DIP
MX27C2000QI-12	120	30	100	-40℃ to 85℃	32 Pin PLCC
MX27C2000MI-12	120	30	100	-40℃ to 85℃	32 Pin SOP
MX27C2000TI-12	120	30	100	-40℃ to 85℃	32 Pin TSOP
MX27C2000PC-15	150	30	100	0℃ to 70℃	32 Pin DIP
MX27C2000QC-15	150	30	100	0℃ to 70℃	32 Pin PLCC
MX27C2000MC-15	150	30	100	0℃ to 70℃	32 Pin SOP
MX27C2000TC-15	150	30	100	0℃ to 70℃	32 Pin TSOP
MX27C2000PI-15	150	30	100	-40℃ to 85℃	32 Pin DIP
MX27C2000QI-15	150	30	100	-40℃ to 85℃	32 Pin PLCC
MX27C2000MI-15	150	30	100	-40℃ to 85℃	32 Pin SOP
MX27C2000TI-15	150	30	100	-40℃ to 85℃	32 Pin TSOP




# **PACKAGE INFORMATION**

Title: Package Outline for PDIP 32L(600MIL)








Dimensions (inch dimensions are derived from the original mm dimensions)

UNIT	MBOL	Α	<b>A</b> 1	A2	b	b1	С	D	E	E1	е	eВ	L	s
	Min.		0.38	3.73	0.38	1.14	0.20	41.78	15.11	13.84		15.75	2.92	1.65
mm	Nom.			3.94	0.46	1.27	0.25	41.91	15.24	13.97	2.54	16.51	3.30	1.90
	Max.	4.90	0.76	4.14	0.53	1.40	0.30	42.04	15.37	14.10		17.27	3.68	2.16
	Min.		0.015	0.147	0.015	0.045	0.008	1.645	0.595	0.545		0.620	0.115	0.065
Inch	Nom.			0.155	0.018	0.050	0.010	1.650	0.600	0.550	0.100	0.650	0.130	0.075
	Max.	0.193	0.030	0.163	0.021	0.055	0.012	1.655	0.605	0.555		0.680	0.145	0.085

DWC NO	REVISION		ISSUE DATE		
DWG.NO.	REVISION	JEDEC	EIAJ		1990E DATE
6110-0202.2	6				11-19-'02



Title: Package Outline for SOP 32L (450MIL)



Dimensions (inch dimensions are derived from the original mm dimensions)


SY UNIT	MBOL	Α	<b>A</b> 1	A2	b	С	D	E	E1	е	L	L1	s	θ
	Min.	-	0.10	2.59	0.36	0.15	20.32	13.92	11.18		0.56	1.20	0.58	0
mm	Nom.		0.15	2.69	0.41	0.20	20.45	14.12	11.30	1.27	0.76	1.40	0.70	5
	Max.	3.00	0.20	2.80	0.51	0.25	20.57	14.32	11.43		0.96	1.60	0.83	8
	Min.		0.004	0.102	0.014	0.006	0.800	0.548	0.440		0.022	0.047	0.023	0
Inch	Nom.		0.006	0.106	0.016	0.008	0.805	0.556	0.445	0.050	0.030	0.055	0.028	5
	Max.	0.118	0.008	0.110	0.020	0.010	0.810	0.564	0.450		0.038	0.063	0.033	8


DWC NO	REVISION		REFERENCE	ISSUE DATE
DWG.NO.	REVISION	JEDEC	EIAJ	1990E DATE
6110-1404	4	MO-099		09-24-'02


P/N: PM0157 13 REV. 4.2, AUG. 26, 2003




Title: Package Outline for 32L PLCC









Dimensions (inch dimensions are derived from the original mm dimensions)


UNIT	MBOL	Α	A1	A2	b	b1	С	D	D1	D2	D3	E	E1	E2	E3	е
	Min.	1	0.38	2.69	0.38	0.61	0.20	12.32	11.36	10.11		14.86	13.98	12.65		
mm	Nom.		0.58	2.79	0.46	0.71	0.25	12.45	11.43	10.41	7.62	14.99	14.05	12.95	10.16	1.27
	Max.	3.55	0.81	2.89	0.54	0.81	0.30	12.58	11.50	10.71		15.12	14.12	13.25		
	Min.		0.015	0.106	0.015	0.024	0.008	0.485	0.447	0.398		0.585	0.550	0.498		
Inch	Nom.		0.023	0.110	0.018	0.028	0.010	0.490	0.450	0.410	0.300	0.590	0.553	0.510	0.400	0.050
	Max.	0.140	0.032	0.114	0.021	0.032	0.012	0.495	0.453	0.422		0.595	0.556	0.522		

DWC NO	REVISION		ICCUE DATE				
DWG.NO.	REVISION	JEDEC	EIAJ		ISSUE DATE		
6110-2002	6	MS-016			08-15-'03		

P/N: PM0157 14 REV. 4.2, AUG. 26, 2003



# Title: Package Outline for TSOP(I) 32L (8X20mm)



Dimensions (inch dimensions are derived from the original mm dimensions)

SY	MBOL	_			_		_		_		_		_
UNIT		Α	A1	A2	b	С	D	D1	E	е	L	L1	Θ
	Min.		0.05	0.95	0.17	0.10	19.80	18.30	7.90		0.50	0.70	0
mm	Nom.		0.10	1.00	0.20	0.15	20.00	18.40	8.00	0.50	0.60	0.80	5
	Max.	1.20	0.15	1.05	0.27	0.21	20.20	18.50	8.10		0.70	0.90	8
	Min.		0.002	0.037	0.007	0.004	0.780	0.720	0.311		0.020	0.028	0
Inch	Nom.	1	0.004	0.039	0.008	0.006	0.787	0.724	0.315	0.020	0.024	0.031	5
	Max.	0.047	0.006	0.041	0.011	0.008	0.795	0.728	0.319		0.028	0.035	8

DWC NO	REVISION		ISSUE DATE			
DWG.NO.	REVISION	JEDEC	EIAJ		ISSUE DATE	
6110-1604	8	MO-142			09-24-'02	

P/N: PM0157 15 REV. 4.2, AUG. 26, 2003



# **REVISION HISTORY**

Revision No.	Description	Page	Date
3.0	1) Eliminate Interactive Programming Mode.		06/11/1997
	2) Reduce Operating current from 40mA to 30mA.		
3.1	IPP 100uA> 10uA		08/07/1997
3.2	Change TSOP Orientation.		04/09/1998
3.3	Add 45/55ns speed grades	P1,5,6,7,10	11/19/1998
3.4	Modify the operating temperature from 70 $^{\circ}$ C to 55 $^{\circ}$ C for the 45ns parts	P6,10	02/02/1999
3.5	Add 100ns speed grades	P1,7,9,10	Mar/16/1999
3.6	Add 55ns/70ns speed grade for industrial grade parts	P10,11	Apr/27/1999
3.7	Add 35ns speed for commerial grade	P1,5-7,9-10	JUL/13/1999
3.8	Remove 27C2000DC-35 part number	P10	AUG/20/1999
3.9	Cancel ceramic DIP package type	P1,2,10,13	FEB/29/2000
4.0	Cancel "Ultraviolet Erasable" wording in General Description	P1	AUG/20/2001
	To modify Package Information	P12~15	
4.1	To modify Package Information	P12~15	NOV/19/2002
4.2	To modify 32-PLCC package information	P14	AUG/26/2003
	A1: from 0.50mm(0.020 inch)/nom. to 0.58mm(0.023 inch)/nom.		
	from 0.66mm(0.026 inch)/nom. to 0.81mm(0.032 inch)/nom.		

P/N: PM0157 16 REV. 4.2, AUG. 26, 2003



# MACRONIX INTERNATIONAL CO., LTD.

#### **HEADQUARTERS:**

TEL:+886-3-578-6688 FAX:+886-3-563-2888

#### **EUROPE OFFICE:**

TEL:+32-2-456-8020 FAX:+32-2-456-8021

#### JAPAN OFFICE:

TEL:+81-44-246-9100 FAX:+81-44-246-9105

#### SINGAPORE OFFICE:

TEL:+65-348-8385 FAX:+65-348-8096

#### TAIPEI OFFICE:

TEL:+886-2-2509-3300 FAX:+886-2-2509-2200

#### MACRONIX AMERICA, INC.

TEL:+1-408-453-8088 FAX:+1-408-453-8488

#### CHICAGO OFFICE:

TEL:+1-847-963-1900 FAX:+1-847-963-1909

http://www.macronix.com