

# CD Digital Signal Processor with Built-in Digital Servo Preliminary

### Description

The CXD3068Q is a digital signal processor LSI for CD players. This LSI incorporates a digital servo.

### Features


- All digital signal processings during playback are performed with a single chip
- Highly integrated mounting possible due to a builtin RAM

### **Digital Signal Processor (DSP) Block**

- Playback mode supporting CAV (Constant Angular Velocity)
  - Frame jitter free
- $0.5 \times$  to  $4 \times$  continuous playback possible
- Allows relative rotational velocity readout
- Wide capture range playback mode
- Spindle rotational velocity following method
   Supports 1× to 4× playback variable pitch
- Supports 1× to 4× playback variable pitch playback
- Bit clock, which strobes the EFM signal, is generated by the digital PLL.
- EFM data demodulation
- Enhanced EFM frame sync signal protection
- Refined super strategy-based powerful error correction
   C1: double correction, C2: quadruple correction
- Supported during 4× playback
- Noise reduction during track jumps
- Auto zero-cross mute
- Subcode demodulation and Sub-Q data error detection
- Digital spindle servo
- 16-bit traverse counter
- Asymmetry correction circuit
- CPU interface on serial bus
- Error correction monitor signal, etc. output from a new CPU interface
- · Servo auto sequencer
- Fine search performs track jumps with high accuracy
- Digital audio interface output
- Digital level meter, peak meter
- Bilingual supported
- VCO control mode
- CD TEXT data demodulation
- EFM playability reinforcement function

### Digital Servo (DSSP) Block

- Microcomputer software-based flexible servo control
- Offset cancel function for servo error signal
- Auto gain control function for servo loop
- E:F balance, focus bias adjustment function
- Surf jump function supporting micro two-axis
- Tracking filter: 6 stages
- Focus filter: 5 stages



### Applications

CD players

### Structure

Silicon gate CMOS IC

### **Absolute Maximum Ratings**

<ul> <li>Supply voltage</li> </ul>	VDD	-0.5 to +4.6	V
<ul> <li>Input voltage</li> </ul>	Vi	-0.5 to +4.6	V
	(Vss –	0.5V to VDD + (	).5V)
<ul> <li>Output voltage</li> </ul>	Vo	-0.5 to +4.6	Ý
	(Vss –	0.5V to VDD + (	).5V)
• Storage temperature	Tstg	-55 to +150	°C
<ul> <li>Supply voltage different</li> </ul>	ce		
	Vss-AVss	-0.3 to +0.3	V
	Vdd – AVdd	-0.3 to +0.3	V
Note) AVpp includes )		Vss includes X	Vee

Note) AVDD includes XVDD and AVss includes XVss.

### Recommended Operating Conditions

•	Supply voltage	Vdd	2.7 to 3.6	V
•	Operating temperate	ure		

Topr –20 to +75 ℃

### Input/Output Capacitance


Input pin	Cı	9 (Max.)	pF
Output pin	Co	11 (Max.)	рF
• I/O pin	Ci/O	11 (Max.)	pF
Note) Measureme	ent conditions	VDD = VI = 0V	•
•		fм = 1MHz	

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

### **Block Diagram** XUGF GFS EMPH WFCK WDCK C2PO LLRCK PCMD BCK MUTE XTAO XTSL V16M VPCO VCTL XTAI 17 14 65 66 67 3 11)(13)(68)(10) (72)(69)(59)(60)(58) (37) TES1 (36) TEST FSTO (27) Clock Error (2) XRST (16)Generator Corrector C4M EFM D/A demodurator RFAC (50) Interface ASYI (49) Asymmetry ASYO (48) Corrector ASYE (62) 32K (63) MD2 Digital BIAS (57) RAM OUT ►64) DOUT XPCK (12) Sub Code FILO (53) Processor Digital FILI (54) PLL PCO (55) CLTV (52) MDP (25) Digital LOCK (24) CLV PWMI (23) SENS (7 DATA(4)XLAT (5 CLOK (6) SCOR (15) CPU SBSO (79) Interface EXCK (80) Servo SCSY (78) Auto Sequencer SQSO (76) SQCK (77) Signal processor block Servo block (73) SOUT ►(74) SOCK ►(75) XOLT SERVO (8) SCLK Interface ►(19) COUT -(26) SSTP ►(9) ATSK ►20) MIRR MIRR ►(21) DFCT DFCT RFDC (43) FOK ►(22) FOK CE (42) SERVO DSP PWM GENERATOR ΤE (41 ►(33) FFDR FOCUS PWM OPAmp A/D SE (40) FOCUS SERVO ►34) FRDR Analog SW Converter GENERATOR . . . . . . . . . . . FE (39) ►(31) TFDR TRACKING PWM TRACKING VC (38) GENERATOR SERVO •(32) TRDR IGEN (46 SLED PWM ►29 SFDR SLED SERVO GENERATOR ►(30) SRDR (44 ADIO

- 2 -

### **Pin Configuration**



### **Pin Description**

Pin No.	Symbol	I/O		Description
1	DVdd0	—		Digital power supply.
2	XRST	Ι		System reset. Reset when low.
3	MUTE	Ι		Mute input (low: off, high: on)
4	DATA	Ι		Serial data input from CPU.
5	XLAT	Ι		Latch input from CPU. Serial data is latched at the falling edge.
6	CLOK	Ι		Serial data transfer clock input from CPU.
7	SENS	0	1, 0	SENS output to CPU.
8	SCLK	I		SENS serial data readout clock input.
9	ATSK	I/O	1, 0	Anti-shock input/output.
10	WFCK	0	1, 0	WFCK output.
11	XUGF	0	1, 0	XUGF output. MNT0 or RFCK is output by switching with the command.
12	XPCK	0	1, 0	XPCK output. MNT1 is output by switching with the command.
13	GFS	0	1, 0	GFS output. MNT2 or XROF is output by switching with the command.
14	C2PO	0	1, 0	G2PO output. MNT3 or GTOP is output by switching with the command.
15	SCOR	0	1, 0	Outputs a high signal when either subcode sync S0 or S1 is detected.
16	C4M	0	1, 0	4.2336MHz output. 1/4 frequency division output for V16M in CAV-W mode or variable pitch mode.
17	WDCK	0	1, 0	Word clock output. $f = 2Fs$ . GRSCOR is output by the command switching.
18	DVss0	—		Digital GND.
19	COUT	I/O	1, 0	Track count signal I/O.
20	MIRR	I/O	1, 0	Mirror signal I/O.
21	DFCT	I/O	1, 0	Detect signal I/O.
22	FOK	I/O	1, 0	Focus OK signal I/O.
23	PWMI	Ι		Spindle motor external control input.
24	LOCK	1/0	1, 0	GFS is sampled at 460Hz; when GFS is high, this pin outputs a high signal. If GFS is low eight consecutive samples, this pin outputs low. Input when LKIN = 1.
25	MDP	0	1, Z, 0	Spindle motor servo control output.
26	SSTP	Ι		Disc innermost track detection signal input.
27	FSTO	0	1, 0	2/3 frequency division output for XTAI pin.
28	DVDD1	—	—	Digital power supply.
29	SFDR	0	1, 0	Sled drive output.
30	SRDR	0	1, 0	Sled drive output.
31	TFDR	0	1, 0	Tracking drive output.
32	TRDR	0	1, 0	Tracking drive output.
33	FFDR	0	1, 0	Focus drive output.

Pin No.	Symbol	I/O		Description		
34	FRDR	0	1, 0	Focus drive output.		
35	DVss1	—		Digital GND.		
36	TEST	Ι		Test. Normally, GND.		
37	TES1	Ι		Test. Normally, GND.		
38	VC	Ι		Center voltage input.		
39	FE	Ι		Focus error signal input.		
40	SE	Т		Sled error signal input.		
41	TE	Т		Tracking error signal input.		
42	CE	Ι		Center servo analog input.		
43	RFDC	Ι		RF signal input.		
44	ADIO	0	Analog	Test. No connected.		
45	AVss0	—		Analog GND.		
46	IGEN	1		Constant current input for operational amplifier.		
47	AVdd0	—		Analog power supply.		
48	ASYO	O 1, 0		EFM full-swing output. (low = Vss, high = VDD)		
49	ASYI	Ι		Asymmetry comparator voltage input.		
50	RFAC	Ι		EFM signal input.		
51	AVss1	—		Analog GND.		
52	CLTV	Ι		Multiplier VCO1 control voltage input.		
53	FILO	0	Analog	Master PLL filter output (slave = digital PLL).		
54	FILI	1		Master PLL filter input.		
55	PCO	0	1, Z, 0	Master PLL charge pump output.		
56	AVDD1	—		Analog power supply.		
57	BIAS	Ι		Asymmetry circuit constant current input.		
58	VCTL	Ι		Wide-band EFM PLL VCO2 control voltage input.		
59	V16M	I/O	1, 0	Wide-band EFM PLL VCO2 oscillation output. Serves as wide-band EFM PLL clock input by switching with the command.		
60	VPCO	0	1, Z, 0	Wide-band EFM PLL charge pump output.		
61	DVdd2	—		Digital power supply.		
62	ASYE	Ι		Asymmetry circuit on/off (low = off, high = on).		
63	MD2	Ι		Digital Out on/off control (low = off, high = on).		
64	DOUT	0	1, 0	Digital Out output.		
65	LRCK	0	1, 0	D/A interface. LR clock output. f = Fs		
66	PCMD	0	1, 0	D/A interface. Serial data output (two's complement, MSB first).		
67	ВСК	0	1, 0	D/A interface. Bit clock output.		

Pin No.	Symbol	I/O		Description
68	EMPH	0	1, 0	Outputs a high signal when the playback disc has emphasis, and a low signal when there is no emphasis.
69	XTSL	I		Crystal selection input. Low when the crystal is 16.9344MHz; high when it is 33.8688MHz.
70	DVss2	—	—	Digital GND.
71	ΧΤΑΙ	I		Crystal oscillation circuit input. When the master clock is input externally, input it from this pin.
72	XTAO	0		Crystal oscillation circuit output.
73	SOUT	0	1, 0	Serial data output in servo block.
74	SOCK	0	1, 0	Serial data readout clock output in servo block.
75	XOLT	0	1, 0	Serial data latch output in servo block.
76	SQSO	0	1, 0	Sub-Q 80-bit, PCM peak or level data outputs. CD TEXT data output.
77	SQCK	Ι		SQSO readout clock input.
78	SCSY	Ι		GRSCOR resynchronization input.
79	SBSO	0	1, 0	Sub-Q P to W serial output.
80	EXCK	Ι		SBSO readout clock input.

### Notes)

- PCMD is a MSB first, two's complement output.
- GTOP is used to monitor the frame sync protection status. (High: sync protection window released.)
- XUGF is the frame sync obtained from the EFM signal, and is negative pulse. It is the signal before sync protection.
- XPCK is the inverse of the EFM PLL clock. The PLL is designed so that the falling edge and the EFM signal transition point coincide.
- The GFS signal goes high when the frame sync and the insertion protection timing match.
- RFCK is derived from the crystal accuracy, and has a cycle of 136µs. (during normal speed)
- C2PO represents the data error status.
- XROF is generated when the 32K RAM exceeds the ±28F jitter margin.

### **Combination of Monitor Pin Outputs**

Comm	and bit							
MTSL1	MTSL0	Output data						
0	0	XUGF	XPCK	GFS	C2PO			
0	1	MNT0	MNT1	MNT2	MNT3			
1	0	RFCK	XPCK	XROF	GTOP			

### **Electrical Characteristics**

### 1. DC Characteristics

$(V_{DD} = AV_{DD} = 3.3 \pm 0.3V, V_{SS} = AV_{SS} = 0V, T_{OPT}$	$= -20$ to $+75^{\circ}$ C)
--	-----------------------------

						-		Applicable
ŀ	tem		Conditions	Min.	Тур.	Max.	Unit	pins
Input voltage (1)	High level	VIH1		0.7Vdd			V	*1, *9
input voltage (1)	Low level	VIL1				0.2Vdd	V	*1, *9
Input voltage (2)	High level	VIH2	Vı ≤ 5.5V	0.8Vdd			V	*2
input voltage (2)	Low level	VIL2	VI <u>S</u> 3.3 V			0.2Vdd	V	** <b>Z</b>
Input voltage (3)	High level	Vінз	$V_{I} \leq 5.5V$	0.8Vdd			V	*3
input voltage (3)	Low level	VIL3	Schmitt input			0.2Vdd	V	*5
Input voltage (4)		Vin4	Analog input	Vss		Vdd	V	*4, *5
	High level	Vон1	Іон = −4mA Іо∟ = 4mA	Vdd - 0.4		Vdd	V	*6, *8, *9
Output voltage (1)	Low level	Vol1		0		0.4	V	
Output voltage (2)	High level	Vон2	Іон = –0.28mA Іон = 0.36mA	Vdd - 0.5		Vdd	V	*7
Oulput voltage (2)	Low level	Vol2		0		0.4	V	~7
Input leak current (1)		IL11	VI = Vss or VDD	-10		10	μA	*1, *4
Input leak current (2)		ILI2	$V_{I} = 0$ to 5.5V	-10		10	μA	*2, *3
Input leak current (3)		Ilis	VI = Vss or VDD	-40		40	μA	*9
Input leak current (4)		ILI4	VI = 0.25VDD to 0.75VDD	-40		40	μA	*5
Tri-state pin output le	eak current	Ilo	VI = Vss or VDD	-40		40	μA	*8

### 1-1. Applicable pins and classification

\*1 CMOS level input pins: TEST, TES1 \*2 CMOS level input pins: MUTE, SCSY, PWMI, DATA, XLAT, SSTP, XTSL \*3 CMOS Schmitt input pins: ASYE, EXCK, V16M, SQCK, XRST, CLOK, SCLK \*4 Analog input pins (1): VCTL, ASYI, CLTV, FILI \*5 Analog input pins (2): VC, FE, SE, TE, CE, RFDC \*6 Normal output pins (1): V16M, SBSO, C4M, WDCK, FSTO, SOUT, SOCK, XOLT, SQSO, WFCK, XUGF, XPCK, GFS, C2PO, SCOR, SFDR, SRDR, TFDR, TRDR, FRDR, ASYO, DOUT, LRCK, PCMD, BCK, EMPH \*7 Normal output pin (2): FILO \*8 Tri-state output pins: VPCO, SENS, MDP, FFDR, PCO \*9 Normal input/output pins: ATSK, COUT, MIRR, DFCT, FOK, LOCK

**Note)** When the external pull-down resistors are connected to the pins  $^{*2}$  and  $^{*3}$ , the resistance applied to these pins should be  $5k\Omega$  or less in total.

### 2. AC Characteristics

(1) XTAI pin


### (a) When using self-excited oscillation

 $(V_{DD} = AV_{DD} = 3.3 \pm 0.3V, Topr = -20 \text{ to } +75^{\circ}C)$ 

Item	Symbol	Min.	Тур.	Max.	Unit
Oscillation frequency	fмах	7		34	MHz

### (b) When inputting pulses to XTAI pin

	(VDD = AV)	$/DD = 3.3 \pm$	0.3V, Top	r = -20 to	+75°C)
Item	Symbol	Min.	Тур.	Max.	Unit
High level pulse width	twнx	13		500	ns
Low level pulse width	twLx	13		500	ns
Pulse cycle	tcx	26		1000	ns
Input high level	Vінх	Vdd - 1.0			V
Input low level	VILX			0.8	V
Rise time, fall time	tr, tr			10	ns



(c) When inputting sine waves to XTAI pin via a capacitor


 $(V_{DD} = AV_{DD} = 3.3 \pm 0.3V, Topr = -20 \text{ to } +75^{\circ}C)$ 

Item	Symbol	Min.	Тур.	Max.	Unit
Input amplitude	Vi	2.0		Vdd + 0.3	Vp-р

(VDD = AVDD = 3)	.3 ± 0.3V, '	Vss = AVss	s = 0V, To	pr = -20 to	+75°C)
Item	Symbol	Min.	Тур.	Max.	Unit
Clock frequency	fcк			0.65	MHz
Clock pulse width	twcк	750			ns
Setup time	ts∪	300			ns
Hold time	tн	300			ns
Delay time	to	300			ns
Latch pulse width	tw∟	750			ns
EXCK SQCK frequency	fт			0.65 Note)	MHz
EXCK SQCK pulse width	twт	750 Note)			ns
COUT frequency (for input) *	fт			65	kHz
COUT pulse width (for input) *	tw⊤	7.5			μs


### (2) CLOK, DATA, XLAT, SQCK and EXCK pins

 $^{\ast}$  Only when \$44 and \$45 are executed.



**Note)** In quasi double-speed playback mode, except when SQSO is Sub Q Read, the SQCK maximum operating frequency is 300kHz and its minimum pulse width is 1.5µs.

### (3) SCLK pin




ltem	Symbol	Min.	Тур.	Max.	Unit
SCLK frequency	fsclk			16	MHz
SCLK pulse width	tspw	31.3			ns
Delay time	tDLS	15			μs

### (4) COUT, MIRR and DFCT pins

Operating frequency (V	dd = AVdd	$= 3.3 \pm 0.3$	3V, Vss = /	AVss = 0V	, Topr =	–20 to +75°C)
Signal	Symbol	Min.	Тур.	Max.	Unit	Conditions
COUT maximum operating frequency	fcouт	40			kHz	*1
MIRR maximum operating frequency	<b>f</b> MIRR	40			kHz	*2
DFCT maximum operating frequency	fdfcth	5			kHz	*3

 $^{\rm *1}$  When using a high-speed traverse TZC.

\*2



When the RF signal continuously satisfies the following conditions during the above traverse.

• A = 0.11VDD to 0.23VDD

• 
$$\frac{\mathsf{B}}{\mathsf{A} + \mathsf{B}} \le 25\%$$

\*3 During complete RF signal omission.

When settings related to DFCT signal generation are Typ.

### Contents


[1] CPU I				
§ 1-4.	Description of SENS Signals			30
	ode Interface			
§ 2-2.	80-bit Sub-Q Readout			57
	iption of Modes			~ 4
§ 3-4.	VCO-C mode			65
	iption of Other Functions			~~
			Circuit	
§ 4-4.				
§ 4-6.	Servo Auto Sequence			74
§ 4-7.	Digital CLV			82
§ 4-8.	Playback Speed			83
§ 4-9.	Asymmetry Correction			84
-				
[5] Descr	iption of Servo Signal Processi	ing System I	Functions and Commands	
			ing System	87
§ 5-3.			Compensation]	
•				
			ignal	
8 2-21	. TRACKING and FOCUS Freque	ency Respons	se	132
[6] Annlia	action Circuit			100
fol Abbiid				133
	Explanation of abbreviations	AVRG:	Average	
		AVRG. AGCNTL:		
		AGCINTL: FCS:	Auto gain control	
		TRK:	Focus	
		SLD:	Tracking Sled	
		-		
		DFCT:	Defect	

### [1] CPU Interface

### § 1-1. CPU Interface Timing

• CPU interface

This interface uses DATA, CLOK and XLAT to set the modes. The interface timing chart is shown below.



• The internal registers are initialized by a reset when XRST = 0. **Note)** Be sure to set SQCK to high when XLAT is low.

### § 1-2. CPU Interface Command Table

Total bit length for each register

Register	Total bit length
0 to 2	8 bits
3	8 to 24 bits
4 to 6	16 bits
7	20 bits
8	28 bits
9	28 bits
А	28 bits
В	24 bits
С	28 bits
D	20 bits
E	20 bits

– 13 –

## SONY

Downloaded from Elcodis.com electronic components distributor

--: Don't care

TRACKING GAIN UP FILTER SELECT 2

I

I

I

I

l

I

l

l

0

I

TRACKING GAIN UP FILTER SELECT 1

I

I

T

T

~

Ι

TRACKING GAIN UP

|

l

I

~

I

TRACKING GAIN NORMAL

0

0001

TRACKING CONTROL

~

**BRAKE OFF** 

I

I

0

|

BRAKE ON

l

I

~

Τ

ANTI SHOCK OFF

0

		TRACKING SERVO OFF	TRACKING SERVO ON	FORWARD TRACK JUMP	REVERSE TRACK JUMP	SLED SERVO OFF	SLED SERVO ON	FORWARD SLED MOVE	REVERSE SLED MOVE			SLED KICK LEVEL (±1 × basic value) (Default)	SLED KICK LEVEL (±2 × basic value)	SLED KICK LEVEL (±3 × basic value)	SLED KICK LEVEL (±4 × basic value)
	D0	Ι	Ι	I	Ι	I		Ι			DO				
a 5	D1	Ι	-	I	I	I	I	I	I	a 5	5	I	I	I	I
Data 5	D2	Ι	-	I	I	I	I	I	I	Data 5	D2	I	I	I	I
	D3	Ι	-	I	I	I	I	I	I		ß	I	I	I	I
	D4	Ι	Ι	I	Ι	I	1	I	I		D4	1	I	I	I
a 4	D5	Ι		I	I	I	I	I	I	a 4	D5	I	I	I	I
Data 4	D6	Ι	Ι	I	Ι	I	I	I	I	Data 4	D6	I	I	I	I
	D7	Ι	-	I	I	I	I	I	I		D7	I	I	I	I
	D8	I		I	I	I	1	I	I		D8	1	I	I	I
a 3	D9	I	-	I	I	I	1	I	I	a 3	D9	1	I	I	I
Data 3	D10	I	-	I	I	I	1	I	I	Data 3	D10	1	I	I	I
	D11	Ι	-	I	I	I		I	I		D11		I	I	I
	D12	Ι	Ι	I	I	I	I	I	I		D12	I	I	I	I
a 2	D13	Ι	Ι	I	I	I	I	I	I	a 2	D13	I	I	I	I
Data 2	D14	Ι	Ι	I	I	I	I	I	I	Data 2	D14	I	I	I	I
	D15	Ι	Ι	I	I	I	I	I	I		D15	I	I	I	I
	D16	Ι	I	I	I	0	~	0	~	a 1	D16	0	-	0	-
a 1	D17	Ι	-	I	I	0	0	-	~	Data 1	D17	0	0	~	~
Data 1	D18	0	1	0	٢	I	I	Ι	I		D18	0	0	0	0
	D19	0	0	~	٢	I	I	Ι	I	ess	D19	0	0	0	0
Address	D23 to D20									Address	D23 to D20		• •	-	
Juemmo					TRACKING	MODE				ommand O			SEI EOT		
Reg-	ister				~	1				Reg-	ister		c	0	

### Downloaded from <u>Elcodis.com</u> electronic components distributor

Command Table (\$2X to 3X)

			R A-H	3 A-L	3 B-H	3 B-L				A	В	ER A-H	ER A-L	ER B-H	ER B-L	SATE FILTER A	AIN
		KRAM DATA (K00) SLED INPUT GAIN	KRAM DATA (K01) SLED LOW BOOST FILTER A-H	KRAM DATA (K02) SLED LOW BOOST FILTER A-L	KRAM DATA (K03) SLED LOW BOOST FILTER B-H	KRAM DATA (K04) SLED LOW BOOST FILTER B-L	KRAM DATA (K05) SLED OUTPUT GAIN	KRAM DATA (K06) FOCUS INPUT GAIN	KRAM DATA (K07) SLED AUTO GAIN	KRAM DATA (K08) FOCUS HIGH CUT FILTER A	KRAM DATA (K09) FOCUS HIGH CUT FILTER	KRAM DATA (K0A) FOCUS LOW BOOST FILTER A-H	KRAM DATA (K0B) FOCUS LOW BOOST FILTER A-L	KRAM DATA (K0C) FOCUS LOW BOOST FILTER B-H	KRAM DATA (K0D) FOCUS LOW BOOST FILTER	KRAM DATA (K0E) FOCUS PHASE COMPENSATE FILTER A	KRAM DATA (K0F) FOCUS DEFECT HOLD GAIN
	DO	KDO	KD0	KD0	KD0	KD0	KD0	KD0	KD0	KD0	KD0	KD0	KD0	KD0	KD0	KD0	KD0
ta 2	Б	KD1	KD1	KD1	KD1	KD1	KD1	KD1	KD1	KD1	KD1	KD1	KD1	KD1	KD1	KD1	KD1
Data	D2	KD2	KD2	KD2	KD2	KD2	KD2	KD2	KD2	KD2	KD2	KD2	KD2	KD2	KD2	KD2	KD2
	D3	KD3	KD3	KD3	KD3	KD3	KD3	KD3	KD3	KD3	KD3	KD3	KD3	KD3	KD3	KD3	KD3
	D4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4
a 1	D5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5
Data 1	D6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6
	D7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7
	D8	0	-	0	~	0	-	0	-	0	~	0	~	0	-	0	-
ess 4	60	0	0	~	~	0	0	-	-	0	0	1	-	0	0	-	-
Address 4	D10	0	0	0	0	~	~	~	~	0	0	0	0	~	~	~	-
	D11	0	0	0	0	0	0	0	0	-	-	1	1	-	-	-	1
Address 3	D15 to D12																
Address 2	D19 to D16																
Address 1	D23 to D20								, , ,	-							
	Command									9E E E C -							
Red-	ister								ç	0							
L		1															

– 15 –

		KRAM DATA (K10) FOCUS PHASE COMPENSATE FILTER B	JAIN	T GAIN	Z	KRAM DATA (K14) HPTZC / AUTO GAIN HIGH PASS FILTER A	KRAM DATA (K15) HPTZC / AUTO GAIN HIGH PASS FILTER B	I PASS FILTER A	KRAM DATA (K17) HPTZC / AUTO GAIN LOW PASS FILTER B		GAIN	UT FILTER A	UT FILTER B	OOST FILTER A-H	OOST FILTER A-L	OOST FILTER B-H	KRAM DATA (K1F) TRACKING LOW BOOST FILTER B-L
			KRAM DATA (K11) FOCUS OUTPUT GAIN	KRAM DATA (K12) ANTI SHOCK INPUT GAIN	KRAM DATA (K13) FOCUS AUTO GAIN			KRAM DATA (K16) ANTI SHOCK HIGH PASS FILTER		KRAM DATA (K18) FIX	KRAM DATA (K19) TRACKING INPUT GAIN	KRAM DATA (K1A) TRACKING HIGH CUT FILTER	KRAM DATA (K1B) TRACKING HIGH CUT FILTER	KRAM DATA (K1C) TRACKING LOW BOOST FILTER A-H	KRAM DATA (K1D) TRACKING LOW BOOST FILTER A-L	KRAM DATA (K1E) TRACKING LOW BOOST FILTER	
	DO	KD0	KD0	KD0	KD0	KD0	KD0	KD0	KD0	KD0	KD0	KD0	KD0	KD0	KD0	KD0	KD0
Data 2	5	КD Кр	KD1	ξ Δ	KD1	KD1	Б Б	Б Б	KD KD	KD1	Б Б	KD1	КD Кр	Б Б	КD Кр	KD1	KD1
Da	D2	KD2	KD2	KD2	KD2	KD2	KD2	KD2	KD2	KD2	KD2	KD2	KD2	KD2	KD2	KD2	KD2
	D3	KD3	KD3	KD3	KD3	KD3	KD3	KD3	KD3	KD3	KD3	KD3	KD3	KD3	KD3	KD3	KD3
	D4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4
Data 1	D5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5
Da	D6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6
	D7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7
	D8	0	~	0	-	0	~	0	~	0	~	0	~	0	-	0	~
Address 4	D9	0	0	~	-	0	0	~	~	0	0	-	~	0	0	~	~
Addr	D10	0	0	0	0	~	~	~	~	0	0	0	0	~	~	~	~
	D11	0	0	0	0	0	0	0	0	~	~	-	~	~	~	~	~
Address 3	D15 to D12																
Address 2	D19 to D16																
Address 1	D23 to D20									-							
									SELECT	0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1							
Reg-	ister								c	°							

		KRAM DATA (K20) TRACKING PHASE COMPENSATE FILTER A	KRAM DATA (K21) TRACKING PHASE COMPENSATE FILTER B	KRAM DATA (K22) TRACKING OUTPUT GAIN	KRAM DATA (K23) TRACKING AUTO GAIN	KRAM DATA (K24) FOCUS GAIN DOWN HIGH CUT FILTER A	KRAM DATA (K25) FOCUS GAIN DOWN HIGH CUT FILTER B	KRAM DATA (K26) FOCUS GAIN DOWN LOW BOOST FILTER A-H	KRAM DATA (K27) FOCUS GAIN DOWN LOW BOOST FILTER A-L	KRAM DATA (K28) FOCUS GAIN DOWN LOW BOOST FILTER B-H	KRAM DATA (K29) FOCUS GAIN DOWN LOW BOOST FILTER B-L	KRAM DATA (K2A) FOCUS GAIN DOWN PHASE COMPENSATE FILTER A	KRAM DATA (K2B) FOCUS GAIN DOWN DEFECT HOLD GAIN	KRAM DATA (K2C) FOCUS GAIN DOWN PHASE COMPENSATE FILTER B	KRAM DATA (K2D) FOCUS GAIN DOWN OUTPUT GAIN	KRAM DATA (K2E) Not used	KRAM DATA (K2F) Not used
	DO	KDO	KD0	KD0	KD0	KD0	KD0	KD0	KD0	KD0	KD0	KDO	KDO	KD0	KD0	KD0	KD0
ta 2	5	KD1	KD1	KD1	KD1	KD1	KD1	KD1	KD1	KD1	KD1	KD1	KD1	KD1	KD1	KD1	KD1
Data	D2	KD2	KD2	KD2	KD2	KD2	KD2	KD2	KD2	KD2	KD2	KD2	KD2	KD2	KD2	KD2	KD2
	D3	KD3	KD3	KD3	KD3	KD3	KD3	KD3	KD3	KD3	KD3	KD3	KD3	KD3	KD3	KD3	KD3
	D4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4
a 1	D5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5
Data	D6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6
	D7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7
	D8	0	-	0	٢	0	~	0	~	0	-	0	-	0	-	0	-
ess 4	60	0	0	-	٢	0	0	٢	~	0	0	~	~	0	0	-	-
Address 4	D10	0	0	0	0	۲	~	Ļ	~	0	0	0	0	~	-	~	-
	D11	0	0	0	0	0	0	0	0	~	٢	~	~	~	-	-	-
Address 3	D15 to D12																
Address 2	D19 to D16																
Address 1	D23 to D20								, , ,								
C	Command								SELECT								
Reg-	ister								ç	°							

Command Table (\$342X)

– 17 –

[			= 1)												A	۵		
			KRAM DATA (K30) SLED INPUT GAIN (when TGup2 is accessed with SFSK = 1)	KRAM DATA (K31) ANTI SHOCK LOW PASS FILTER B	KRAM DATA (K32) Not used	KRAM DATA (K33) ANTI SHOCK HIGH PASS FILTER B-H	KRAM DATA (K34) ANTI SHOCK HIGH PASS FILTER B-L	KRAM DATA (K35) ANTI SHOCK FILTER COMPARATE GAIN	KRAM DATA (K36) TRACKING GAIN UP2 HIGH CUT FILTER A	KRAM DATA (K37) TRACKING GAIN UP2 HIGH CUT FILTER B	KRAM DATA (K38) TRACKING GAIN UP2 LOW BOOST FILTER A-H	KRAM DATA (K39) TRACKING GAIN UP2 LOW BOOST FILTER A-L	KRAM DATA (K3A) TRACKING GAIN UP2 LOW BOOST FILTER B-H	KRAM DATA (K3B) TRACKING GAIN UP2 LOW BOOST FILTER B-L	KRAM DATA (K3C) TRACKING GAIN UP PHASE COMPENSATE FILTER A	KRAM DATA (K3D) TRACKING GAIN UP PHASE COMPENSATE FILTER	KRAM DATA (K3E) TRACKING GAIN UP OUTPUT GAIN	KRAM DATA (K3F) Not used
		DO	I KD0	KD0	I KD0	I KD0	I KD0	I KD0	I KD0	I KD0	I KD0	I KD0	I KD0	I KD0	I KD0	I KD0	I KD0	I KDO
	Data 2	D1	2 KD1	2 KD1	2 KD1	2 KD1	2 KD1	2 KD1	2 KD1	2 KD1	2 KD1	2 KD1	2 KD1	2 KD1	2 KD1	2 KD1	2 KD1	2 KD1
		D2	3 KD2	3 KD2	3 KD2	3 KD2	3 KD2	3 KD2	3 KD2	3 KD2	3 KD2	3 KD2	3 KD2	3 KD2	3 KD2	3 KD2	3 KD2	3 KD2
		D3	KD3	KD3	KD3	KD3	KD3	KD3	KD3	KD3	KD3	KD3	KD3	KD3	KD3	KD3	KD3	KD3
		D4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4
	ta 1	D5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5
	Data	9Q	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6
		LD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7
		D8	0	1	0	-	0	-	0	<del>.</del>	0	<del>.</del>	0	Ţ	0	~	0	4
	sss 4	6D	0	0	1	1	0	0	-	١	0	0	1	١	0	0	1	-
	Address 4	D10	0	0	0	0	1	1	-	1	0	0	0	0	-	-	1	-
		D11	0	0	0	0	0	0	0	0	1	-	+	1	-	-	1	-
	Address 3	D15 to D12								, , ,	-							
	Address 2	D19 to D16								0010								
	Address 1	D23 to D20																
	promuo (																	
ĺ	Reg-	ister								ç	<b>b</b>							

Command Table (\$343X)

Reg. istrict         Address 1         Address 2			KRAM DATA (K40) TRACKING HOLD FILTER INPUT GAIN	KRAM DATA (K41) TRACKING HOLD FILTER A-H	KRAM DATA (K42) TRACKING HOLD FILTER A-L	KRAM DATA (K43) TRACKING HOLD FILTER B-H	KRAM DATA (K44) TRACKING HOLD FILTER B-L	KRAM DATA (K45) TRACKING HOLD FILTER OUTPUT GAIN	KRAM DATA (K46) TRACKING HOLD INPUT GAIN (when TGup2 is accessed with THSK = 1)	KRAM DATA (K47) Not used	KRAM DATA (K48) FOCUS HOLD FILTER INPUT GAIN	KRAM DATA (K49) FOCUS HOLD FILTER A-H	KRAM DATA (K4A) FOCUS HOLD FILTER A-L	KRAM DATA (K4B) FOCUS HOLD FILTER B-H	KRAM DATA (K4C) FOCUS HOLD FILTER B-L	KRAM DATA (K4D) FOCUS HOLD FILTER OUTPUT GAIN	KRAM DATA (K4E) Not used	KRAM DATA (K4F) Not used
		ß	KDO	KDO	KD0	KDO	KDO	KD0	KD0	KD0	KDO	KD0			KD0	KD0	KD0	
	ta 2	D	KD1	KD1	KD1	KD1	KD1	KD1		KD1	KD1	KD1	KD1	KD1	KD1	KD1		
	Dai	D2																
Address 1         Address 2         Address 3         Address 4         Data 4           23 0.020         D19 0.016         D15 0.012         D1         D0         D </td <td></td> <td>D3</td> <td>KD3</td> <td>KD3</td> <td>KD3</td> <td>KD3</td> <td>KD3</td> <td>KD3</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>KD3</td> <td>KD3</td> <td></td>		D3	KD3	KD3	KD3	KD3	KD3	KD3								KD3	KD3	
Address 1         Address 2         Address 3         Address 4         Dat           D23 to D20         D19 to D16         D15 to D12         D11         D10         D9         D8         D7         D64           D23 to D20         D19 to D16         D15 to D12         D11         D10         D9         D8         D7         D64           D23 to D20         D19 to D16         D15 to D12         D11         D10         D <td></td> <td>D4</td> <td>KD4</td>		D4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4	KD4
Address 1         Address 2         Address 3         Address 3         Address 4         <	a 1	D5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5	KD5
Address 1         Address 2         Address 3         Address 4         Address 3         Address 4         Address 3         Address 4         Address 3         Address 4         Address 4         Address 4         Address 4         Address 3         Address 4         Address 4 <t< td=""><td>Dat</td><td>D6</td><td>KD6</td><td>KD6</td><td>KD6</td><td>KD6</td><td>KD6</td><td>KD6</td><td>KD6</td><td>KD6</td><td>KD6</td><td>KD6</td><td>KD6</td><td>KD6</td><td>KD6</td><td>KD6</td><td>KD6</td><td>KD6</td></t<>	Dat	D6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6	KD6
Address 1Address 2Address 3 $\overline{Address 4}$ D23 to D20D19 to D16D15 to D12D1D9D23 to D20D19 to D16D15 to D12D1D0P23 to D20D19 to D16D1D0D1P24 to D24D1D1D1D1P24 to D24D1D1D1D1P24 to D24D1D1D1D1P24 to D24D1D1D1D1P24 to D24D1D1D1D1P24 to D24D11D10D10D1P24 to D24D11D100D100D1P24 to D24D11D100D100D1P24 to D24D11D100D100D1P24 to D24D11D100D1P24 to D24D11D100D100P24 to D24D11D100P24 to D24D11D100P24 to D24D11D100P24 to D24D11D100P24 to D24D11D100P24 to D24D11D100P24 to D24D100D100 <td></td> <td>D7</td> <td>KD7</td>		D7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7	KD7
Address 1         Address 2         Address 2         Address 2         Address 2         Address 3           Command         D23 to D20         D19 to D16         D15 to D12         D11         D1           Partial         D23 to D20         D19 to D16         D15 to D12         D11         D1           Partial         Partia         Parti		D8	0	1	0	1	0	-	0	-	0	-	0	-	0	-	0	-
Address 1         Address 2         Address 2         Address 2         Address 2         Address 3           Command         D23 to D20         D19 to D16         D15 to D12         D11         D1           Partial         D23 to D20         D19 to D16         D15 to D12         D11         D1           Partial         Partia         Parti	sss 4	60	0	0	-	1	0	0	1	-	0	0	1	-	0	0	-	-
Address 1         Address 2         Address 3           Command         D23 to D20         D19 to D16         D15 to D12           D23 to D20         D19 to D16         D15 to D12         D13           SELECT         0 0 1 1         0 1 0 0         0 1 0 0	Addre	D10	0	0	0	0	~	~	٢	-	0	0	0	0	~	-	~	-
Address 1         Address 2         Address 2         Address 3           Command         D23 to D20         D19 to D16         D15 to D1           SELECT         0 0 1 1         0 1 0 0         0 1 0 0			0	0	0	0	0	0	0	0	1	-	1	-	-	-	-	-
Command Address 1 Command B23 to D20 D23 to	Address 3	D15 to D12								0100								_
Command Address 1 Command B23 to D20 D23 to	Address 2	D19 to D16								0100								
- 0	Address 1									0011								
a ster	Command									SELECT								
	Reg-	ister		σ														

		~									ŋ
		PGFS, PFOK, RFAC	Booster Surf Brake	Booster					FCS Bias Limit	FCS Bias Data	Traverse Center Data
	DO	0	0	LB2S0	0	0		DO		I	TV0
Data 3	5	0	0	LB2S1	0	0	Data 3	5	FBL1	FB1	T
Dai	D2	MRT1 MRT0	0	LB1S0	0	0	Dat	D2	FBL2	FB2	TV2
	D3		0	LB1S1	0	0		D3	FBL3 FBL2 FBL1	FB3	TV3
	D4	MRS	0	HBST1 HBST0	0	DFT1 IDFT0		D4	FBL4	FB4	TV4
Data 2	D5	0	0	HBST1	0	IDFT1	a 2	D5	FBL6 FBL5 FBL4	FB5	TV5
Dat	D6	0	0	0	0	0	Data 2	D6	FBL6	FB6	TV6
	D7	0	0	TLB20N	0	0		D7	FBL7	FB7	TV7
	D8	PFOK0	0	-LB10N	0	DFSLO	a 1	D8	FBL8 FBL7	FB8	TV8
a 1	60	PFOK1	0	ILB10N	0	DFSL1	Data 1	D9	FBL9	FB9	TV9
Data 1	D10	PGFS1 PGFS0 PFOK1 PFOK0	SFBK2	THBON FHBON TLB1ON FLB1ON TLB2ON	0	DFSL3 IDFSL2 IDFSL1 IDFSL0		D10	0	1	0
	D11	PGFS1	SFBK1	THBON	0	IDFSL3		D11	-	0	0
	D12	0	-	0	-	0	ess 2	D12		-	1
sss 2	D13	0	-	0	0	-	Address 2	D13		~	
Address 2	D14	0	0	-	~	-		D14		~	
	D15	-	-	-	-	-		D15		-	
	D16					0	-				
	D17					0					
ss 1	D18					~					
Address 1	D19					0					
	D23 to D20					0011					
						SELECT					
Reg-	ister					с					

---: Don't care

Command Table (\$348X to 34FX)

– 20 –

						SPEED/ 3AIN	1P 3AIN	N	Þ	٩D		8				
			System GAIN			FOCUS SEARCH SPEED/ VOLTAGE/AUTO GAIN	DTZC/TRACK JUMP VOLTAGE/AUTO GAIN	FZSL/SLED MOVE/ Voltage/AUTO GAIN	LEVEL/AUTO GAIN/ DFSW/ (Initialize)	SERIAL DATA READ MODE/SELECT	FOCUS BIAS	Operation for MIRR/ DFCT/FOK	TZC/COUT BOTTOM/MIRR	SLED FILTER	Filter	Others
		DO	FI FZA0		DO	FG0	TG0	АGHT	TLC0	0	MTIO	0	0	0	XT1D	ASOT
	Data 3	5	FI FI FI FI FI FI FI FZB0 FZA3 FZA2 FZA1 FZA0	Data 4	D	FG1	TG1	AGJ AGGF AGV1 AGV2 AGHS AGHT	DFSWLKSW TBLM TCLM FLC1 TLC2 TLC1 TLC0	0	SJHD INBK	0	0	0	LKIN COIN MDFI MIRI XT1D	AGHF ASOT
	Dat	D2	FI FZA2	Dat	D2	FG2	TG2	AGV2	TLC2	0	SJHD	0	0	0	MDFI	0
		D3	FI FZA3		D3	FG3	TG3	AGV1	FLC1	0	0	RINT	0	0	COIN	0
		D4	FI FZB0		D4	FG4	TG4	AGGT	TCLM	0	TPS0	D1V1	MRCO	0	LKIN	-
	Data 2	D5	FI FI FZB2 FZB1	Data 3	D5	FG5	TG5	AGGF		0	FPS0 TPS1 TPS0	D1V2	BTS0 MRC1 MRC0	0	0 0	FTQ
	Da	D6	FI FZB2	Da	D6	FG6	TG6		N LKSW	0		D2V2 D2V1 D1V2 D1V1		0	F1NM F1DM F3NM F3DM T1NM T1UM T3NM T3UM DF1S TLCD	ASFG
		D7	FI FZB3		D7	FTZ	SFJP	AGS	DFSW	0	FBON FBSS FBUP FBV1 FBV0 FIFZC TJD0 FPS1		BTS1	0	DF1S	0
		D8	syg2 syg1 syg0		D8	FS0	TJO	SMO	F AGT	SD0		х втғ	2 0			DRR2 DRR1 DRR0
	Data 1	D9	2 SYG	Data 2	60	FS1	TJ1	SM1	AGF	SD1		1 SFO)	1 MOT2		A T3NN	2 DRR
	Õ	D10	3 SYG	D	D10	FS2	TJ2	3 SM2	FLC0 RFLM RFLC	3 SD2	1 FBV	2 MAX	CETF COT2 COT1	TLD:		DRR
		2 D11	SYG3		2 D11	t FS3	t TJ3	4 SM3	0 RFLN	4 SD3	P FBV	1 MAX	FCOT	0 X	M TINN	0 0
		3 D12	0		3 D12	5 FS4	TJ4	5 SM4		5 SD4	SFBU	2 SDF	ZCET	D THSK	M F3DI	D XT2D
	Address 2	4 D13	0	Data 1	4 D13	D FS5	c TJ5	IL SM5	C FLM	6 SD5	N FBS	11SDF	SCET	SFSK THID	M F3NN	AGC4 XT4D
	Add	5 D14	0		5 D14	1 FT0	C DTZC	H FZSL	VCLM VCLC	c SD6		SF02 SF01 SDF2 SDF1 MAX2 MAX1 SF0X	COSS COTS CETZ	D SFS	M F1D	
		6 D15	-		6 D15	FT1	TDZC	FZSH I		DAC	0	SFC		SFID		0
		7 D16	-		7 D16	1	0	1	0	-	0	-	0	~	0	~
	1	D18 D17	-	(0	D18 D17	0	-	1	0 (	0	-	-	0	0	1	
•	Address 1	D19 D'	1	Address	D19 D'	0	0	0 1	0	0	0	0	-	-	1	
3FX	Ac			4		0	0	0		`	、 	,	Ţ	~	· ·	
\$35X to		D23 to D20	0011		D23 to D20						0011					
Command Table (\$35X to 3FX)	, priemary									SELECT						
Comr	Podictor	Dispose								က						

Downloaded from  $\underline{\text{Elcodis.com}}$  electronic components distributor

	D8	I	I	I	<del>.</del>	0	1	0	0	I	I	Ι	~	SRP0	0	N
ta 4	D9	I		I	2	XVCO2 THRU	0	0	-			I	-	SRP1	0	,
Data	D10		I	I	4	VCO1 CS0	0	~	0			I	4	SRP2	VP CTL0	Gain
	D11		I	I	8	0	٢	0	0			I	ω	SRP3	VP CTL1	Gain
	D12	0	0	0	16	KSLO	0	0	0	SFP0		I	16	SFP0	VP0	
ta 3	D13	0	0	0	32	KSL1	0	0	~	SFP1		I	32	SFP1	VP1	(
Data	D14	0	0	0	64	KSL2	0	0	0	SFP2		I	64	SFP2	VP2	
	D15	TSSL	0	0	128	KSL3	0	0	~	SFP3		Ι	128	SFP3	VP3	
	D16	MTO	0	KF0	256	VCO SEL2	1	SOC2	~	SFP4	ASYM SLEEP	0	256	PCC0	VP4	i L
Data 2	D17	MT1	0	KF1	512	SOCTO	FLFC	0	~	SFP5	DSSP	0	512	PCC1	VP5	
Dai	D18	MT2	0	KF2	1024	ASHS	BiliGL SUB	PCT2	~	0	DSP	VARI USE	1024	Gain DCLV0	VP6	
	D19	MT3	0	KF3	2048	VCO SEL1	BiligL MAIN	PCT1	ARDTEN	AVW	ADCPS	VARI ON	2048	Gain DCLV1	VP7	
	D20	ASO	TRO	SD0	4096	WSEL	٢	АТТ	~	0	~	0	4096	Gain MDS0	CLVS Gain	
Data 1	D21	AS1	TR1	SD1	8192	DOUT Mute-F	ASEQ ON/OFF	Mute	~	0	0	-	8192	Gain MDS1	đ	
Dai	D22	AS2	TR2	SD2	16384	DOUT Mute	DSPB ON/OFF	0	0	Ł	~	-	16384	Gain MDP0	TB	
	D23	AS3	TR3	SD3	32768	CD- ROM	٢	0	~	F	-	۲	32768	Gain MDP1	0	
	D24	0	~	0	1	0	1			0			+	0	-	
Address	D25	0	0	1	1	0	0			-			~	0	0	,
Add	D26	1	~	1	۲	0	0			0			0	1	-	,
	D27	0	0	0	0	-	1			4			1	1	۲	
	Continuand	Auto sequence	Blind (A, E), Brake (B), Overflow (C, G)	Sled KICK, BRAKE (D), KICK (F)	Auto sequence (N) track jump count setting	MODE specification	Function specification	Audio CTRL	EFM playability reinforcement setting	Sync expanding specification	Sleep setting	Variable pitch	Traverse monitor counter setting	Spindle servo coefficient setting	CLV CTRL	
Reg-	ister	4	ъ	9	7	ω	6			A			в	ပ	٥	ı

SONY



CXD3068Q

---: Don't care

Comn	Command Table (\$4X to EX) cont.	(\$4X to EX	) con	ŗ																				
Reg-							C 0400		0 to		, c+			Data 5				Data (	a 6			Dat	Data 7	
ister		Address	SSS	Lat	- ʊ	č	11.d Z	Ĕ	ala 3	Ĺ	Dala 4	D7		De De	D5	D4	D3	D2	5	DO	ß	D2	Б	ß
ω	MODE specification	1 0 0	0									ERC4		SCOR SC SEL	SCSY SO	SOCT1 1	L NOXT	TXOUT	OUTL1	ΟΠΤΟ		I		
6	Function specification	1 0 0	1									0		0	0	0	0	0	0	0		I		
	Audio CTRL	c		0 0	*							0		0	0	0	0	0	0	0	Ι	I	I	I
۲	EFM playability reinforcement setting		> _	1 0	1							-		0	0	0	0	0	0	0	-	0	0	0
В	Traverse monitor counter setting	tor 1 0 1	-									0		0 MT	MTSL1 M	MTSLO						I		
ပ	Spindle servo coefficient setting	ng 1 0	0									EDC7		EDC6 ED	EDC5 E	EDC4	EDC3	EDC2	EDC1	EDC0		I	1	
§ 1-3.	§ 1-3. CPU Command Presets	and Prese	ts																				: Dor	—: Don't care
Comn	Command Preset Table (\$0X to 34X)	Table (\$0)	X to 3	34X)																				
Reg-		Address		Data 1	1			Data 2	12			Data 3				Data 4			Data 5	5				
ister	Command	D23 to D20	D19	D18	D17	D16	D15	D14	D13 [	D12 [	D11 E	D10 [	D 60	D8 D7	7 D6	5 D5	D4	D3	D2	D1	DO			
0	FOCUS CONTROL	0000	0	0	0	0	1	1	1		1							1			Ū S	FOCUS SERVO OFF, 0V OUT	RVO OFF	
-	TRACKING CONTROL	0001	0	0	0	~		1		1	1										- 7. T	TRACKING GAIN UP FILTER SELECT 1	GAIN UP ECT 1	_
5	TRACKING MODE	0010	0	0	0	0	I	I		I	I							Ι			_ TR	TRACKING SERVO SLED SERVO OFF	SERVO ( O OFF	OFF
Reg-	Command	Add	Address		Data 1	<b>1</b>		Data 2	12			Data 3				Data 4			Data 5	5				
ister		D23 to D20	D19	D18	D17	D16	D15	D14	D13 [	D12 [	D11 [	D10 I	<u>с</u> 60	D8 D7	7 D6	) D5	D4	D3	D2	B	DO			
		0011	0	0	0	0															SLF	SLED KICK LEVEL (±1 × basic value) (Default)	LEVEL ′alue) (De	efault)
c			Address 1	ess 1				Address 2	ss 2			Address 3	s 3			Data 1			Data 2	2				
0		D23 to D20	D19	D18	D17	D16	D15	D14	D13 [	D12 [	D11 E	D10	о 60	D8 D7	7 D6	5 D5	D4	D3	D2	<u>с</u> В	8			

# SONY

D344fXX) 344fXX) -: Don't care

KRAM DATA (\$3400XX to \$344fXX)

See "Coefficient ROM Preset Values Table".

0

0

0

~

0

0011

– 23 –

		PGFS, PFOK, RFAC	Booster Surf Brake	Booster					FCS Bias Limit	FCS Bias Data	Traverse Center Data
	DO	0	0	0	0	0		DO	0	0	0
Data 3	D1	0	0	0	0	0	a 3	D	0	0	0
Dat	D2	0	0	0	0	0	Data 3	D2	0	0	0
	D3	0	0	0	0	0		D3	0	0	0
	D4	0	0	0	0	0		D4	0	0	0
Data 2	D5	0	0	0	0	0	a 2	D5	0	0	0
Dat	D6	0	0	0	0	0	Data 2	D6	0	0	0
	D7	0	0	0	0	0		D7	0	0	0
	D8	0	0	0	0	0	a 1	D8	0	0	0
a 1	D9	0	0	0	0	0	Data	D9	0	0	0
Data 1	D10	0	0	0	0	0		D10	0	1	0
	D11	0	0	0	0	0		D11	-	0	0
	D12	0	~	0	~	0	Address 2	D12		-	
Address 2	D13	0	~	0	0	~	Addre	D13		~	
Addre	D14	0	0	1	-	1		D14		-	
	D15	١	Ļ	Ļ	-	٢		D15		-	
	D16					0					
	D17					0					
ess 1	D18					~					
Address 1	D19					0					
	D23 to D20 D19					0011					
Command						SELECT					
Reg-	ister					3					

Command Preset Table (\$348X to 34FX)

- 24 -

			System GAIN			FOCUS SEARCH SPEED/ VOLTAGE/AUTO GAIN	DTZC/TRACK JUMP VOLTAGE/AUTO GAIN	FZSL/SLED MOVE/ Voltage/AUTO GAIN	LEVEL/AUTO GAIN/ DFSW/ (Initialize)	SERIAL DATA READ MODE/SELECT	FOCUS BIAS	Operation for MIRR/ DFCT/FOK	TZC/COUT BOTTOM/MIRR	SLED FILTER	Filter	Others
		DO	0		8	~	0	0	0	0	0	0	0	0	0	0
	Data 3	D1	0	Data 4	Б	0	1	~	0	0	0	0	0	0	0	0
	Dat	D2	0	Dat	D2	1	1	0	0	0	0	0	0	0	0	0
		D3	0		D3	1	1	1	0	0	0	0	0	0	0	0
		D4	0		D4	0	0	1	0	0	0	1	0	0	0	-
	Data 2	D5	0	Data 3	D5	-	1	~	0	0	0	0	0	0	0	0
	Dat	D6	0	Dat	D6	0	0	0	0	0	0	1	0	0	0	0
		D7	0		D7	0	0	+	0	0	0	0	-	0	0	0
		D8	0		В В	0	0	0	0	0	0	0	0	0	0	0
	Data 1	D9	0	Data 2	60	0	1	0	0	0	0	0	0	0	0	0
	Dat	D10	0	Da	D10	0	1	0	0	0	0	0	0	0	0	0
		D11	Ţ		D11	-	1	0	0	0	0	0	0	0	0	0
		D12	0		D12	-	0	~	0	0	0	1	0	0	0	0
	Address 2	D13	0	Data 1	D13	0	0	0	0	0	0	٦	0	0	0	0
	Addr	D14	0	Dat	D14	-	0	~	0	0	0	1	0	0	0	0
		D15	-		D15	0	0	0	0	0	0	0	0	0	0	0
		D16	-		D16	-	0	~	0	-	0	1	0	-	0	-
~		D17	-		D17	0	4	~	0	0	~	٢	0	0	٢	~
3FX	Address 1	D18	-	Address	D18	-	٢	-	0	0	0	0	~	1	٦	-
5X to	Addr	D19	-	Add	D19	0	0	0	-	~	-	-	~	~	-	~
Table (\$3		D23 to D20	0011		D23 to D20						0011					
Command Preset Table (\$35X to 3FX)	, commond									SELECT						
Com	Donietor	Ineger								ო	25					

																	1 2
	DO		I	I	0	0	~	0	0	Ι	Ι		0	1	0	0	-: Don't care
a 4	D1		I	I	0	0	0	0	-	Ι			0	1	0	0	Ï
Data	D2	I		I	0	0	0	ſ	0	Ι	I		0	0	0	0	
	D3	Ι	I	I	0	0	-	0	0	Ι	Ι	I	0	0	0	0	
	DO	0	0	0	0	0	0	0	0	0	Ι	I	0	0	0	0	
a 3	D1	0	0	0	0	0	0	0	-	0	I	I	0	0	0	0	
Data	D2	0	0	0	0	0	0	0	0	1		I	0	1	0	0	
	D3	0	0	0	0	0	0	0	-	1	I	I	0	1	0	0	
	DO	0	0	0	-	0	-	0	-	0	0	0	~	0	0	0	
a 2	D	0	0	0	0	0	0	0	٦	0	0	0	0	0	0	0	
Data	D2	0	0	0	0	0	0	0	-	0	0	0	0	0	0	0	
	D3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	DO	0	-	-	0	0	-	٢	-	0	٢	0	0	0	0	0	
1	D1	0	0	~	0	0	0	٢	+	0	0	~	0	0	0	0	
Data	D2	0	-	-	0	0	0	0	0	1	1	~	0	0	0	0	
	D3	0	0	0	0	0	-	0	-	1	1	~	0	0	0	0	
	DO	0	-	0	<del>.</del>	0	-		I	0	I	I	-	0	-	0	
SSe	D	0	0	-	<del>.</del>	0	0			-			-	0	0	-	
Address	D2	F	-	-	-	0	0			0			0	1	-	-	
	D3	0	0	0	0	-	-			-			-	1	-	-	
		Auto sequence	Blind (A, E), Brake (B), Overflow (C, G)	Sled KICK, BRAKE (D), KICK (F)	Auto sequence (N) track jump count setting	MODE specification	Function specification	Audio CTRL	EFM playability reinforcement setting	Sync expanding specification	Sleep setting	Variable pitch	Traverse monitor counter setting	Spindle servo coefficient setting	CLV CTRL	SPD mode	
Reg-	ister	4	Ω	Q	7	ω	6			۲			۵	С	D	ш	

C		Addrocc		Data 3			Dat	Data 5			Data 6	a 6			Data 7	a 7	
		Audiess	Lala -	רמומ ט	Dala 4	D3	D2	D1	DO	D3	D2	5	DO	D3	D2	5	DO
MODE specification		1 0 0 0				0	0	0	0	0	0	0	0	I	I	I	I
Function specification		1001				0	0	0	0	0	0	0	0	Ι	Ι	Ι	Ι
Audio CTRL			* * 0 0			0	0	0	0	0	0	0	0	Ι	Ι	Ι	I
EFM playability reinforcement setting	ity etting		1 0 1 1			~	0	0	0	0	0	0	0	-	0	0	0
Traverse monitor counter setting	nitor Jg	1011				0	0	0	0	I	I	I	I	I	I	I	Ι
Spindle servo coefficient setting	o etting	1 1 0 0				0	0	0	0	0	0	0	0	Ι	Ι	Ι	I

# Command Preset Table (\$4X to EX)

SONY

---: Don't care

### <Coefficient ROM Preset Values Table (1)>

ADDRESS	DATA	CONTENTS
K00	E0	SLED INPUT GAIN
K01	81	SLED LOW BOOST FILTER A-H
K02	23	SLED LOW BOOST FILTER A-L
K03	7F	SLED LOW BOOST FILTER B-H
K04	6A	SLED LOW BOOST FILTER B-L
K05	10	SLED OUTPUT GAIN
K06	14	FOCUS INPUT GAIN
K07	30	SLED AUTO GAIN
K08	7F	FOCUS HIGH CUT FILTER A
K09	46	FOCUS HIGH CUT FILTER B
K0A	81	FOCUS LOW BOOST FILTER A-H
K0B	1C	FOCUS LOW BOOST FILTER A-L
K0C	7F	FOCUS LOW BOOST FILTER B-H
K0D	58	FOCUS LOW BOOST FILTER B-L
K0E	82	FOCUS PHASE COMPENSATE FILTER A
K0F	7F	FOCUS DEFECT HOLD GAIN
K10	4E	FOCUS PHASE COMPENSATE FILTER B
K11	32	FOCUS OUTPUT GAIN
K12	20	ANTI SHOCK INPUT GAIN
K13	30	FOCUS AUTO GAIN
K14	80	HPTZC / Auto Gain HIGH PASS FILTER A
K15	77	HPTZC / Auto Gain HIGH PASS FILTER B
K16	80	ANTI SHOCK HIGH PASS FILTER A
K17	77	HPTZC / Auto Gain LOW PASS FILTER B
K18	00	
K19	F1	
K1A	7F	TRACKING HIGH CUT FILTER A
K1B K1C	3B 81	TRACKING HIGH CUT FILTER B TRACKING LOW BOOST FILTER A-H
KIC KID	44	TRACKING LOW BOOST FILTER A-H
K1D K1E	44 7F	TRACKING LOW BOOST FILTER A-L
K1E K1F	5E	TRACKING LOW BOOST FILTER B-L
K20	82	TRACKING PHASE COMPENSATE FILTER A
K21	44	TRACKING PHASE COMPENSATE FILTER B
K22	18	
K23	30	
K24	7F	FOCUS GAIN DOWN HIGH CUT FILTER A
K25	46 91	FOCUS GAIN DOWN HIGH CUT FILTER B FOCUS GAIN DOWN LOW BOOST FILTER A-H
K26 K27	81 3A	FOCUS GAIN DOWN LOW BOOST FILTER A-H
K27 K28	3A 7F	FOCUS GAIN DOWN LOW BOOST FILTER A-L FOCUS GAIN DOWN LOW BOOST FILTER B-H
K20 K29	66	FOCUS GAIN DOWN LOW BOOST FILTER B-H
K29 K2A	82	FOCUS GAIN DOWN PHASE COMPENSATE FILTER A
K2B	44	FOCUS GAIN DOWN PHASE COMPENSATE HETER A
K2D K2C	44 4E	FOCUS GAIN DOWN PHASE COMPENSATE FILTER B
K2D	4L 1B	FOCUS GAIN DOWN OUTPUT GAIN
K2D K2E	00	Not used
K2F	00	Not used

\* Fix indicates that normal preset values should be used.

### <Coefficient ROM Preset Values Table (2)>

ADDRESS	DATA	CONTENTS
K30	80	SLED INPUT GAIN (Only when TRK Gain Up2 is accessed with SFSK = 1.)
K31	66	ANTI SHOCK LOW PASS FILTER B
K32	00	Not used
K33	7F	ANTI SHOCK HIGH PASS FILTER B-H
K34	6E	ANTI SHOCK HIGH PASS FILTER B-L
K35	20	ANTI SHOCK FILTER COMPARATE GAIN
K36	7F	TRACKING GAIN UP2 HIGH CUT FILTER A
K37	3B	TRACKING GAIN UP2 HIGH CUT FILTER B
K38	80	TRACKING GAIN UP2 LOW BOOST FILTER A-H
K39	44	TRACKING GAIN UP2 LOW BOOST FILTER A-L
K3A	7F	TRACKING GAIN UP2 LOW BOOST FILTER B-H
K3B	77	TRACKING GAIN UP2 LOW BOOST FILTER B-L
K3C	86	TRACKING GAIN UP PHASE COMPENSATE FILTER A
K3D	0D	TRACKING GAIN UP PHASE COMPENSATE FILTER B
K3E	57	TRACKING GAIN UP OUTPUT GAIN
K3F	00	Not used
K40	04	TRACKING HOLD FILTER INPUT GAIN
K41	7F	TRACKING HOLD FILTER A-H
K42	7F	TRACKING HOLD FILTER A-L
K43	79	TRACKING HOLD FILTER B-H
K44	17	TRACKING HOLD FILTER B-L
K45	6D	TRACKING HOLD FILTER OUTPUT GAIN
K46	00	TRACKING HOLD FILTER INPUT GAIN
		(Only when TRK Gain Up2 is accessed with THSK = 1.)
K47	00	Not used
K48	02	FOCUS HOLD FILTER INPUT GAIN
K49	7F	FOCUS HOLD FILTER A-H
K4A	7F	FOCUS HOLD FILTER A-L
K4B	79	FOCUS HOLD FILTER B-H
K4C	17	FOCUS HOLD FILTER B-L
K4D	54	FOCUS HOLD FILTER OUTPUT GAIN
K4E	00	Not used
K4F	00	Not used

### § 1-4. Description of SENS Signals

### **SENS** output

Microcomputer serial register (latching not required)	ASEQ = 0	ASEQ = 1	Output data length
\$0X	Z	FZC	_
\$1X	Z	AS (Anti Shock)	_
\$2X	Z	TZC	_
\$30 to 37	Z	SSTP	_
\$38	Z	AGOK*	_
\$38	Z	XAVEBSY*	_
\$3904	Z	TE Avrg Reg.	9 bits
\$3908	Z	FE Avrg Reg.	9 bits
\$390C	Z	VC Avrg Reg.	9 bits
\$391C	Z	TRVSC Reg.	9 bits
\$391D	Z	FB Reg.	9 bits
\$391F	Z	RFDC Avrg Reg.	8 bits
\$3A	Z	FBIAS Count STOP	_
\$3B to 3F	Z	SSTP	_
\$4X	Z	XBUSY	_
\$5X	Z	FOK	_
\$6X	Z	0	_
\$AX	GFS	GFS	_
\$BX	COMP	COMP	_
\$CX	COUT	COUT	_
\$EX	OV64	<u>OV64</u>	_
\$7X, 8X, 9X, DX, FX	Z	0	_

\* \$38 outputs AGOK during AGT and AGF command settings, and XAVEBSY during AVRG measurement. SSTP is output in all other cases.

### Description of SENS Signals

SENS output	
Z	The SENS pin is high impedance.
XBUSY	Low while the auto sequencer is in operation, high when operation terminates.
FOK	Outputs the same signal as the FOK pin. High for "focus OK".
GFS	High when the regenerated frame sync is obtained with the correct timing.
СОМР	Counts the number of tracks set with \$B. High when Reg.B is latched, low when the initial \$B number is counted through COUT.
COUT	Counts the number of tracks set with \$B. High when \$B is latched, toggles each time the \$B number is counted through COUT. While \$44 and \$45 are being executed, toggles with each COUT 8-count instead of the \$B number.
OV64	Low when the EFM signal is lengthened by 64 channel clock pulses or more after passing through the sync detection filter.

The meaning of the data for each address is explained below.

### \$4X commands

Register name		Dat	a 1		Data 2				Data 3			
4	Command			MAX timer value				Timer range				
4	AS3	AS2	AS1	AS0	MT3	MT2	MT1	MT0	LSSL	0	0	0

Command	AS3	AS2	AS1	AS0
Cancel	0	0	0	0
Fine Search	0	1	0	RXF
Focus-On	0	1	1	1
1 Track Jump	1	0	0	RXF
10 Track Jump	1	0	1	RXF
2N Track Jump	1	1	0	RXF
M Track Move	1	1	1	RXF

RXF = 0 Forward RXF = 1 Reverse

• When the Focus-on command (\$47) is canceled, \$02 is sent and the auto sequence is interrupted.

• When the Track jump commands (\$44 to \$45, \$48 to \$4D) are canceled, \$25 is sent and the auto sequence is interrupted.

	MAX tim	ner value		Timer range					
MT3	MT2	MT1	MT0	LSSL	0	0	0		
23.2ms	11.6ms	5.8ms	2.9ms	0	0	0	0		
1.49s	0.74s	0.37s	0.18s	1	0	0	0		

• To disable the MAX timer, set the MAX timer value to 0.

### \$5X commands

Timer	TR3	TR2	TR1	TR0
Blind (A, E), Overflow (C, G)	0.18ms	0.09ms	0.045ms	0.022ms
Brake (B)	0.36ms	0.18ms	0.09ms	0.045ms

### \$6X commands

Register name		Dat	a 1		Data 2				
6		KIC	(D)		KICK (F)				
0	SD3	SD2	SD1	SD0	KF3	KF2	KF1	KF0	

Timer	SD3	SD2	SD1	SD0
When executing KICK (D) \$44 or \$45	23.2ms	11.6ms	5.8ms	2.9ms
When executing KICK (D) \$4C or \$4D	11.6ms	5.8ms	2.9ms	1.45ms

Timer	KF3	KF2	KF1	KF0
KICK (F)	0.72ms	0.36ms	0.18ms	0.09ms

### \$7X commands

Auto sequencer track jump count setting

Command		Data 1			Data 2			Data 3				Data 4				
Commanu	D3	D2	D1	D0	D3	D2	D1	D0	D3	D2	D1	D0	D3	D2	D1	D0
Auto sequence track jump count setting	2 <sup>15</sup>	2 <sup>14</sup>	2 <sup>13</sup>	2 <sup>12</sup>	2 <sup>11</sup>	2 <sup>10</sup>	2 <sup>9</sup>	2 <sup>8</sup>	2 <sup>7</sup>	2 <sup>6</sup>	2 <sup>5</sup>	24	2 <sup>3</sup>	2 <sup>2</sup>	2 <sup>1</sup>	20

This command is used to set N when a 2N-track jump is executed, to set M when an M-track move is executed and to set the jump count when fine search is executed for auto sequencer.

• The maximum track count is 65,535, but note that with a 2N-track jump the maximum track jump count depends on the mechanical limitations of the optical system.

• When the track jump count is from 0 to 15, the COUT signal is counted for 2N-track jumps and M-track moves; when the count is 16 or over, the MIRR signal is counted. For fine search, the COUT signal is counted.

### \$8X commands

Command		Dat	ta 1		Data 2					
Commanu	D23	D22	D21	D20	D19	D18	D17	D16		
MODE specification	CD- ROM		DOUT Mute-F	WSEL	VCO SEL1	ASHS	SOCT0	VCO SEL2		

Command bit	C2PO timing	Processing
CDROM = 1	1-3	CDROM mode; average value interpolation and pre-value hold are not performed.
CDROM = 0	1-3	Audio mode; average value interpolation and pre-value hold are performed.

Command bit	Processing
DOUT Mute = 1	When Digital Out is on (MD2 pin = 1), DOUT output is muted.
DOUT Mute = 0	When Digital Out is on, DOUT output is not muted.

Command bit Processing				
D. out Mute F = 1	When Digital Out is on (MD2 pin = 1), DA output is muted.			
D. out Mute F = 0	DA output mute is not affected when Digital Out is either on or off.			

MD2	Other mute conditions*	DOUT Mute	D.out Mute F	DOUT output	DA output for 48-bit slot	
0	0	0	0		0dB	
0	0	0	1			
0	0	1	0		UUB	
0	0	1	1	OFF		
0	1	0	0	ON		
0	1	0	1		–∞dB	
0	1	1	0			
0	1	1	1			
1	0	0	0	0dB	0dB	
1	0	0	1	UUD	–∞dB	
1	0	1	0		0dB	
1	0	1	1			
1	1	0	0	–∞dB		
1	1	0	1	~~UD	–∞dB	
1	1	1	0			
1	1	1	1			

 $^{*}$  See mute conditions (1), (2), and (4) to (6) under \$AX commands for other mute conditions.

- 34 -

Command bit	Sync protection window width	Application
WSEL = 1	±26 channel clock	Anti-rolling is enhanced.
WSEL = 0	±6 channel clock	Sync window protection is enhanced.

\* In normal-speed playback, channel clock = 4.3218MHz.

Command bit	Function
ASHS = 0	The command transfer rate to DSSP block from auto sequencer is set to normal speed.
ASHS = 1	The command transfer rate to DSSP block from auto sequencer is set to half speed.

\* See "§ 4-8. Playback Speed" for settings.

Comm	and bit	Processing						
SOCT0	SOCT1	i locessing						
0	—	Sub-Q is output from the SQSO pin.						
1	0	Each signal is output from the SQSO pin. Input the readout clock to SQCK. (See Timing Chart 2-4.)						
1	1	The error rate is output from the SQSO pin. Input the readout clock to SQCK. (See Timing Chart 2-6.)						

-: Don't care

Command		Dat	ta 2		Data 3				
Command	D3	D2	D1	D0	D3	D2	D1	D0	
MODE specification	VCO SEL1	ASHS	SOCT0	VCO SEL2	KSL3	KSL2	KSL1	KSL0	

See the previous page.

Command bit	Processing
VCOSEL1 = 0	Multiplier PLL VCO1 is set to normal speed.
VCOSEL1 = 1	Multiplier PLL VCO1 is set to approximately twice the normal speed.

Comm	and bit	Brocoscing				
KSL3	KSL2	Processing				
0	0	Output of multiplier PLL VCO1 is 1/1 frequency-divided.				
0	1	Output of multiplier PLL VCO1 is 1/2 frequency-divided.				
1	0	Output of multiplier PLL VCO1 is 1/4 frequency-divided.				
1	1	Output of multiplier PLL VCO1 is 1/8 frequency-divided.				

Command bit	Processing
VCOSEL2 = 0	Wide-band PLL VCO2 is set to normal speed.
VCOSEL2 = 1	Wide-band PLL VCO2 is set to approximately twice the normal speed.

Comm	and bit	Processing					
KSL1	KSL0	FIOCESSING					
0	0	Output of wide-band PLL VCO2 is 1/1 frequency-divided.					
0	1	Output of wide-band PLL VCO2 is 1/2 frequency-divided.					
1	0	Output of wide-band PLL VCO2 is 1/4 frequency-divided.					
1	1	Output of wide-band PLL VCO2 is 1/8 frequency-divided.					

Command		Da	ta 4		Data 5				Data 6			
Command	D3	D2	D1	D0	D3	D2	D1	D0	D3	D2	D1	D0
Mode specification	0	0	VCO2 THRU	0	ERC4	SCOR SEL	SCSY	SOCT1	TXON	тхоит	OUTL1	OUTL0

Command bit	Processing
VCO2 THRU = 0	V16M is output.
VCO2 THRU = 1	The wide-band EFM PLL clock can be input from the V16M pin.

 $^{*}$  These bits select the internal or external connection for the VCO2 used in CAV-W or variable pitch mode.

Command bit	Processing
ERC4 = 0	C2 error double correction is performed when DSPB = 1.
ERC4 = 1	C2 error quadruple correction is performed even when DSPB = 1.

Command bit	Processing
SCOR SEL = 0	WDCK signal is output.
SCOR SEL = 1	GRSCOR (protected SCOR) is output.

\* Used when outputting GRSCOR from the WDCK pin.

Command bit	Processing			
SCSY = 0	No processing.			
SCSY = 1	GRSCOR (protected SCOR) synchronization is applied again.			

\* Used to resynchronize GRSCOR.

The rising edge signal of this common bit is used internally. Therefore, when resynchronizing GRSCOR, first return the setting to 0 and then set to 1.

GRSCOR achieves the crystal accuracy by removing the jitter components included in the SCOR signal. This signal is synchronized with PCMDATA.

The resynchronization conditions are when GTOP = high or when the SCSY pin = high.

(same as when SCSY = 1 is sent by the \$8X command.)

Command bit	Processing			
TXON = 0	When CD TEXT data is not demodulated, set TXON to 0.			
TXON = 1	When CD TEXT data is demodulated, set TXON to 1.			

\* See "\$4-10. CD TEXT Data Demodulation"

Command bit	Processing			
TXOUT = 0	Various signals except for CD TEXT is output from the SQSO pin.			
TXOUT = 1	CD TEXT data is output from the SQSO pin.			

\* See "\$4-10. CD TEXT Data Demodulation"


Command bit	Processing
OUTL1 = 0	WFCK, XPCK C4M, WDCK and FSTO are output. V16M is output when VCO2 THRU = 0.
OUTL1 = 1	WFCK, XPCK C4M, WDCK and FSTO outputs are set to low. The V16M output is low when VCO2 THRU = 0.

Command bit	Processing			
OUTL0 = 0	PCMD, BCK, LRCK and EMPH are output.			
OUTL0 = 1	PCMD, BCK, LRCK and EMPH outputs are low.			

Command bit	Processing			
VCO1CS0 = 0	Multiplier PLL VCO1 low speed is selected.			
VCO1CS0 = 1	Multiplier PLL VCO1 high speed is selected.			

\* The CXD3068Q has two VCO1s, and this command selects one of these VCO1s.

## \* Block Diagram of VCO Internal Path



VCO1 Internal Path

#### \$9X commands

Command	Data 1			Data 2				
Command	D3	D2	D1	D0	D3	D2	D1	D0
Function specification	1	DSPB ON-OFF	A.SEQ ON-OFF	1	BiliGL MAIN	BiliGL SUB	FLFC	1

Command bit	Processing			
DSPB = 0	Normal-speed playback, C2 error quadruple correction.			
DSPB = 1	Double-speed playback, C2 error double correction. (quadruple correction when ERC4 = 1)			

FLFC is normally 0.

FLFC is 1 in CAV-W mode, for any playback speed.

Command bit	BiliGL MAIN = 0	BiliGL MAIN = 1		
BiliGL SUB = 0	STEREO	MAIN		
BiliGL SUB = 1	SUB	Mute		

Definition of bilingual capable MAIN, SUB and STEREO

The left channel input is output to the left and right channels for MAIN.

The right channel input is output to the left and right channels for SUB.

The left and right channel inputs are output to the left and right channels for STEREO.

– 38 –

### \$AX commands

Command	Data 1				Data 2			
Commanu	D3	D2	D1	D0	D3	D2	D1	D0
Audio CTRL	0	0	Mute	ATT	PCT1	PCT2	0	SOC2

Command bit	Meaning
Mute = 0	Mute off if other mute conditions are not set.
Mute = 1	Mute on. Peak register reset.

Command bit	Meaning
ATT = 0	Attenuation off.
ATT = 1	-12dB

#### Mute conditions

- (1) When register A mute = 1.
- (2) When Mute pin = 1.
- (3) When register 8 D.out Mute F = 1 and the Digital Out is on (MD2 pin = 1).
- (4) When GFS stays low for over 35 ms (during normal-speed).
- (5) When register 9 BiliGL MAIN = Sub = 1.
- (6) When register A PCT1 = 1 and PCT2 = 0.

(1) to (4) perform zero-cross muting with a 1ms time limit.

Comm	and bit	Meaning	PCM Gain	ECC error correction ability				
PCT1	PCT2	Meaning	F Civi Gain					
0	0	Normal mode	×0dB	C1: double; C2: quadruple				
0	1	Level meter mode	×0dB	C1: double; C2: quadruple				
1	0	Peak meter mode	Mute	C1: double; C2: double				
1	1	Normal mode	×0dB	C1: double; C2: double				

## Description of level meter mode (see Timing Chart 1-4.)

- When the LSI is set to this mode, it performs digital level meter functions.
- When the 96-bit clock is input to SQCK, 96 bits of data are output to SQSO.

The initial 80 bits are Sub-Q data (see "§ 2. Subcode Interface"). The last 16 bits are LSB first, which are 15bit PCM data (absolute values) and an L/R flag.

The L/R flag is high when the 15-bit PCM data is from the left channel and low when the data is from the right channel.

• The PCM data is reset and the L/R flag is reversed after one readout.

Then maximum value measuring continues until the next readout.

### Description of peak meter mode (see Timing Chart 1-5.)

• When the LSI is set to this mode, the maximum PCM data value is detected regardless of if it comes from the left or right channel.

The 96-bit clock must be input to SQCK to read out this data.

- When the 96-bit clock is input, 96 bits of data are output to SQSO and the value is set in the LSI internal register again.
- In other words, the PCM maximum value detection register is not reset by the readout.
- To reset the PCM maximum value register to zero, set PCT1 = PCT2 = 0 or set the \$AX mute.
- The Sub-Q absolute time is automatically controlled in this mode. In other words, after the maximum value is generated, the absolute time for CRC to become OK is retained in the memory. Normal operation is conducted for the relative time.
- The final bit (L/R flag) of the 96-bit data is normally 0.
- The pre-value hold and average value interpolation data are fixed to level  $(-\infty)$  for this mode.

Command bit	Processing
SOC2 = 0	The SENS signal is output from the SENS pin as usual.
SOC2 = 1	The SQSO pin signal is output from the SENS pin.

SENS output switching

• This command enables the SQSO pin signal to be output from the SENS pin. When SOC2 = 0, SENS output is performed as usual.

When SOC2 = 1, the SQSO pin signal is output from the SENS pin.

At this time, the readout clock is input to the SCLK pin.

Note) SOC2 should be switched when SQCK = SCLK = high.

## \$AB commands (preset: \$AB 7A2808)

Command		Data 1		Data 2			Data 3			Data 4			Data 5							
	D3	D2	D1	D0	D3	D2	D1	D0	D3	D2	D1	D0	D3	D2	D1	D0	D3	D2	D1	D0
EFM playability reinforcement function	1	0	1	1	ARDTEN	1	1	1	1	0	1	0	0	0	1	0	1	0	0	0

Command		Dat	ta 6			Dat	ta 7	
Command	D3	D2	D1	D0	D3	D2	D1	D0
EFM playability reinforcement function	0	0	0	0	1	0	0	0

Command bit	Processing
ARDTEN = 0	Normal playback is performed.
ARDTEN = 1	EFM playability reinforcement function is turned on.

Note) Set these command bits when the disc is not played back.

## \$AC commands (preset: \$AC 0C)

Command	Data 1					Dat	ta 2		Data 3			
Command	D3	D2	D1	D0	D3	D2	D1	D0	D3	D2	D1	D0
Sync expanding bit	1	1	0	0	AVW	0	SFP5	SFP4	SFP3	SFP2	SFP1	SFP0

Command bit	Processing
AVW = 0	Automatic expanding function of sync protection window width is turned off.
AVW = 1	Automatic expanding function of sync protection window width is turned on.

\* During the period from 16th forward protection to the GFS rise, the sync protection window width (±6 channel clocks when WSEL = 0 and ±26 channel clocks when WSEL = 1) expands by 32 channel clocks whenever the inserted sync is generated. GTOP rises when the window width becomes maximum (in excess of 588 channel clocks).

Note) The sync forward protection times are not affected by SFP5 to SFP0.

Command bit	Processing
SFP5 to 0	Sets the frame sync forward protection times. The setting range is 1F to 3F (Hex).

\* See "§4-2. Frame Sync Protection" for the protection of the frame sync.

**Note)** This command bit register is shared with the \$CX commands and the command bit set last is valid. When the command bit is used in the existing state, set to the \$CX commands. When the command bit is used with the \$AC address, make the settings same as for SFP3 to SFP0 set with the \$CX commands.

# \$AD commands (preset: \$AD0)

		Dat	ta 1			Da	ta 2		
Command	D3	D2	D1	D0	D3	D2	D1	D0	
AD (Sleep setting)	1	1	0	1	ADCPS	DSP SLEEP		ASYM SLEEP	
ADCPS:	Thi	s bit se	ets the	opera	ating m	node c	of the D	DSSP	block A/D converter.
	Wh	en 0, t	the op	erating	g mode	e of th	e DSS	P bloc	k A/D converter is set to normal. (default)
	Wh	en 1, t	the op	erating	g mode	e of th	e DSS	P bloc	k A/D converter is set to power saving.
DSP SLEEP:	Thi	s bit se	ets the	opera	ating m	node c	of the D	DSP bl	ock.
	Wh	en 0, t	the DS	P blo	ck ope	rates	norma	lly. (de	fault)
	Wh	en 1, t	the DS	P blo	ck cloc	k is st	opped	I. This	makes it possible to reduce power consumption.
DSSP SLEEP	: Thi	s bit se	ets the	opera	ating n	node c	of the D	DSSP	olock.
	Wh	en 0, t	the DS	SP bl	ock op	erates	s norm	ally. (d	default)
	Wh	en 1, t	the DS	SP bl	ock clo	ock is	stoppe	ed. In a	addition, the A/D converter and operational
		plifier i sumpt		DSSP	block	are se	et to st	andby	mode. This makes it possible to reduce power
ASYM SLEEF	: Thi	s bit se	ets the	opera	ating m	node c	of the a	asymm	etry correction circuit and VCO1.
	Wh	en 0, t	the as	ymme	try cor	rection	n circu	it and	VCO1 operate normally. (default)
	Wh	en 1, t	the op	eratio	nal am	plifier	in the	asymr	netry correction circuit is set to standby mode. In
	ado	dition, t	the mu	ıltiplie	r PLL ۱	VCO1	oscilla	ation is	stopped. This makes it possible to reduce
	pov	ver co	nsump	tion.					

#### \$AE commands (preset: \$AE 0)

Command		Dat	a 1		Data 2				
Command	D3	D2	D1	D0	D3	D2	D1	D0	
Audio CTRL	1	1	1	0	VARI ON	VARI USE	0	0	

Command bit	Processing
VARION = 0	Variable pitch mode is turned off. (The crystal is the reference to the internal clock.)
VARION = 1	Variable pitch mode is turned on. (The VCO2 is the reference to the internal clock.)

Command bit	Processing
VARIUSE = 0	When the variable pitch mode is not used, set VARIUSE to 0.
VARIUSE = 1	When the variable pitch mode is used, set VAIRUSE to 1.

\* See "\$DX commands" for the variable range and the usage example of the variable pitch.

#### **\$BX commands**

This command sets the traverse monitor count.

Command		Da	ta 1			Da	ta 2			Da	ta 3			Dat	a 4	
Commanu	D3	D2	D1	D0	D3	D2	D1	D0	D3	D2	D1	D0	D3	D2	D1	D0
Traverse monitor count setting	2 <sup>15</sup>	2 <sup>14</sup>	2 <sup>13</sup>	2 <sup>12</sup>	2 <sup>11</sup>	2 <sup>10</sup>	2 <sup>9</sup>	2 <sup>8</sup>	2 <sup>7</sup>	2 <sup>6</sup>	2 <sup>5</sup>	24	2 <sup>3</sup>	2 <sup>2</sup>	2 <sup>1</sup>	20

• When the set number of tracks are counted during fine search, the sled control for the traverse cycle control goes off.

• The traverse monitor count is set to monitor the traverse status from the SENS output as COMP and COUT.

This command sets the monitor output switching.

Command	Data 5						
Command	D3	D2	D1	D0			
Traverse monitor count setting	0	0	MTSL1	MTSL0			

Command bit									
MTSL1	MTSL0	Output data							
0	0	XUGF XPCK GFS C2PO							
0	1	MNT0	MNT1	MNT2	MNT3				
1	0	RFCK	XPCK	XROF	GTOP				

### **\$CX commands**

Command		Dat	a 1	Data 2				
Command	D3	D2	D1	D0	D3	D2	D1	D0
Spindle servo coefficient setting	Gain MDP1	Gain MDP0	Gain MDS1	Gain MDS0	Gain DCLV1	Gain DCLV0	PCC1	PCC0
CLV CTRL (\$DX)				Gain CLVS				

• CLVS mode gain setting: GCLVS

Gain MDS1	Gain MDS0	Gain CLVS	GCLVS
0	0	0	–12dB
0	0	1	–6dB
0	1	0	–6dB
0	1	1	0dB
1	0	0	0dB
1	0	1	+6dB

• CLVP mode gain setting: GMDP : GMDS

Gain MDP1	Gain MDP0	GMDP
0	0	–6dB
0	1	0dB
1	0	+6dB

Gain DCLV1	Gain DCLV0	GDCLV
0	0	0dB
0	1	+6dB
1	0	+12dB

Gain MDS1	Gain MDS0	GMDS
0	0	–6dB
0	1	0dB
1	0	+6dB

Comm	and bit	Processing				
PCC1	PCC0	FIGGESSING				
0	0	The VPCO signal is output.				
0	1	The VPCO pin output is high impedance.				
1	0	The VPCO pin output is low.				
1	1	The VPCO pin output is high.				

• This command controls the VPCO pin signal.

The VPCO output can be controlled with this setting.

Command		Data 3				Data 4			
Command	D3	D2	D1	D0	D3	D2	D1	D0	
Spindle servo coefficient setting	SFP3	SFP2	SFP1	SFP0	SRP3	SRP2	SRP1	SRP0	

Command bit	Processing
SFP3 to 0	Sets the frame sync forward protection times. The setting range is 1 to F (Hex).

Command bit	Processing
SRP3 to 0	Sets the frame sync backward protection times. The setting range is 1 to F (Hex).

\* See "§ 4-2. Frame Sync Protection" regarding frame sync protection.

• The CXD3068Q can serially output the 40 bits (10 BCD codes) of error monitor data selected by EDC0 to 7 from the SQSO pin and monitor this data using a microcomputer.

The C1 and C2 error rate settings are sent one at a time by the \$C commands by setting \$8 commands SOCT0 and SOCT1 = 1. Then, the data can be read out from the SQSO pin by sending 40 SQCK pulses.

#### \$CX commands

Command		Dat	ta 5		Data 6			
Command	D3	D2	D1	D0	D3	D2	D1	D0
Spindle servo coefficient setting	EDC7	EDC6	EDC5	EDC4	EDC3	EDC2	EDC1	EDC0

## Error monitor commands

Command bit	Processing			
EDC7 = 0 EDC6	The [No C1 errors, pointer reset] count is output when 0.			
EDC5	The [One C1 error corrected, pointer reset] count is output when 0.			
EDC4	The [No C1 errors, pointer set] count is output when 0.			
EDC3	The [One C1 error corrected, pointer set] count is output when 0.			
EDC2	The [Two C1 errors corrected, pointer set] count is output when 0.			
EDC1	The [C1 correction impossible, pointer set] count is output when 0.			
EDC0	7350 frame count cycle mode <sup>*1</sup> when 1. 73500 frame count cycle mode <sup>*2</sup> when 0.			
EDC7 = 1 EDC6	The [No C2 errors, pointer reset] count is output when 0.			
EDC5	The [One C2 error corrected, pointer reset] count is output when 0.			
EDC4	The [Two C2 errors corrected, pointer reset] count is output when 0.			
EDC3	The [Three C2 errors corrected, pointer reset] count is output when 0.			
EDC2	The [Four C2 errors corrected, pointer reset] count is output when 0.			
EDC1	The [C2 correction impossible, pointer copy] count is output when 0.			
EDC0	The [C2 correction impossible, pointer set] count is output when 0.			

\*1 The number selected by C1 (EDC1 to 6) and C2 (EDC0 to 6) is added to C1 and C2 and output every 7350 frames.

\*2 The number selected by C1 (EDC1 to 6) and C2 (EDC0 to 6) is added to C1 and C2 and output every 73500 frames.

#### **\$DX commands**

Command	Data 1					
Commanu	D3	D2	D1	D0		
CLV CTRL	0	ТВ	TP	Gain CLVS		

- See "\$CX commands".

Command bit	Description
TB = 0	Bottom hold at a cycle of RFCK/32 in CLVS mode.
TB = 1	Bottom hold at a cycle of RFCK/16 in CLVS mode.
TP = 0	Peak hold at a cycle of RFCK/4 in CLVS mode.
TP = 1	Peak hold at a cycle of RFCK/2 in CLVS mode.

Command		Dat	a 2		Data 3 Data 4					a 4		
Command	D3	D2	D1	D0	D3	D2	D1	D0	D3	D2	D1	D0
CLV CTRL	VP7	VP6	VP5	VP4	VP3	VP2	VP1	VP0	VP CTL1	VP CTL0	0	0

The settings are as follows in CAV-W mode.

Command bit	Processing
VP0 to 7	The spindle rotational velocity is set.

Command bit		Processing			
VPCTL1	VPCTL0	Processing			
0	0	The setting of VP0 to 7 is multiplied by 1.			
0	1	The setting of VP0 to 7 is multiplied by 2.			
1	0	The setting of VP0 to 7 is multiplied by 3.			
1	1	The setting of VP0 to 7 is multiplied by 4.			

\* The above setting should be 0, 0 except for the CAV-W operating mode.

The rotational velocity R of the spindle can be expressed with the following equation.

R –	256 – n	<u></u>	
к =	32	×I	


R: Relative velocity at normal speed = 1n: VP0 to 7 setting valueI: Multiple set by VPCTL0, 1

Command bit	Description		
VP0 to 7 = F0 (H)	Playback at 1/2 (1) $ imes$ speed		
:	] :		
VP0 to 7 = E0 (H)	Playback at 1 (2) $\times$ speed		
:	:		
VP0 to 7 = C0 (H)	Playback at $(4) \times speed$		

## Notes)

1. Values when crystal is 16.9344MHz and XTSL is low or when crystal is 33.8688MHz and XTSL is high.

2. The values in parentheses are for when DSPB is 1.



The setting in variable pitch mode is as shown below.

Command bit	Processing
VPCTL1 to 0, VP7 to 0	The pitch of variable pitch mode is set.

The setting of the pitch can be expressed with the equation below.

$$P = \frac{-n}{10}$$
 [%]

P: Setting value of pitch

```
n: Setting value for VPCTL1, VPCTL0 and VP7 to VP0 (two's complementary, VPCTL1 is sign bit)
```

Command bit			Setting value of pitch [%]	Example of command
VPCTL1	VPCTL0	VP7 to 0		setting
		00 (H)	+51.2	\$D60080
1	0	:	:	:
		FF (H)	+25.7	\$D6FF80
		00 (H)	+25.6	\$D600C0
1	1	:	:	:
		FF (H)	+0.1	\$D6FFC0
		00 (H)	0.0	\$D60000
0	0	:	:	:
		FF (H)	-25.5	\$D6FF00
		00 (H)	-25.6	\$D60040
0	1	:	:	:
		FF (H)	-48.7	\$D6E740

The setting range of the pitch is -48.7 to +51.2%.

The pitch setting for + side should be within the playback speed of the recommended operating conditions.

The following is the example of the command in variable pitch mode.

\$EX001	(Sets to CLV-N: INV VPCO = 1)
\$AE4XX	(Sets to use variable pitch mode)

\$ACXXXXX	(Variable pitch mode is turned on. The VCO2 is the reference to the internal clock.)
$\varphi$ , $(0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0$	

- WAIT (Wait time for VCO2 pull-in: until VCTL is stabilized)
- D60A00 (The pitch is set to -1.0%)
- \$D60000 (The pitch is set to 0.0%)

\$AE4XX (Variable pitch mode is turned off. The crystal is the reference to the internal clock.)

## \$EX commands

Command		Dat	a 1			Dat	a 2			Dat	a 3	
Command	D3	D2	D1	D0	D3	D2	D1	D0	D3	D2	D1	D0
SPD mode	CM3	CM2	CM1	CM0	EPWM	SPDC	ICAP	SFSL	VC2C	HIFC	LPWR	VPON

	Comm	and bit		Mode	Description
CM3	CM2	CM1	CM0	Mode	Description
0	0	0	0	STOP	Spindle stop mode.*1
1	0	0	0	KICK	Spindle forward rotation mode.*1
1	0	1	0	BRAKE	Spindle reverse rotation mode. Valid only when LPWR = 0 in any mode.*1
1	1	1	0	CLVS	Rough servo mode. When the RF-PLL circuit isn't locked, this mode is used to pull the disc rotations within the RF-PLL capture range.
1	1	1	1	CLVP	PLL servo mode.
0	1	1	0	CLVA	Automatic CLVS/CLVP switching mode. Used for normal playback.

\*1 See Timing Charts 1-6 to 1-12.

			Co	mmand	bit					
EPWM	SPDC	ICAP	SFSL	VC2C	HIFC	LPWR	VPON	INV VPCO	Mode	Description
0	0	0	0	0	0	0	0	0	CLV-N	Crystal reference CLV servo.
0	0	0	0	1	1	0	0	0	CLV-W	Used for playback in CLV-W mode.* <sup>2</sup>
0	1	1	0	0	1	0	1	0	CAV-W	Spindle control with VP0 to 7.
1	0	1	0	0	1	0	1	0	CAV-W	Spindle control with the external PWM.
0	0	0	0	0	1	0	1	1	VCO-C	VCO control*3

 $^{*2}$  Figs. 3-1 and 3-2 show the control flow with the microcomputer software in CLV-W mode.

 $^{*3}$  Fig. 3-3 shows the control flow with the microcomputer software in VCO-C mode.


Mode	LPWR	Command	Timing chart	
		KICK	1-6 (a)	
CLV-N	0	BRAKE	1-6 (b)	
		STOP	1-6 (c)	
		KICK	1-7 (a)	
	0	BRAKE	1-7 (b)	
CLV-W		STOP	1-7 (c)	
		KICK	1-8 (a)	
	1	BRAKE	1-8 (b)	
		STOP	1-8 (c)	
		KICK	1-9 (a)	
	0	BRAKE	1-9 (b)	
CAV-W		STOP	1-9 (c)	
0.1.1		KICK	1-10 (a)	
	1	BRAKE	1-10 (b)	
		STOP	1-10 (c)	

Mode	LPWR	Timing chart
CLV-N	0	1-11
CLV-W	0	1-12
	1	1-13
	0	1-14 (EPWM = 0)
CA1/14/	1	1-15 (EPWM = 0)
CAV-W	0	1-16 (EPWM = 1)
	1	1-17 (EPWM = 1)

Command		Dat	a 4		
Command	D3	D2	D1	D0	
SPD mode	Gain CAV1	Gain CAV0	0	INV VPCO	


Gain CAV1	Gain CAV0	Gain
0	0	0dB
0	1	–6dB
1	0	-12dB
1	1	-18dB

• This sets the gain when controlling the spindle with the phase comparator in CAV-W mode.




Timing Chart 1-3

- 51 -




Timing Chart 1-4

- 52 -






# Timing Chart 1-6 CLV-N mode LPWR = 0




Timing Chart 1-7 CLV-W mode (when following the spindle rotational velocity) LPWR = 0




Timing Chart 1-8


CLV-W mode (when following the spindle rotational velocity) LPWR = 1



Timing Chart 1-9 CAV-W mode LPWR = 0




**CAV-W mode** LPWR = 1




- 54 -

## Timing Chart 1-11 CLV-N mode LPWR = 0



# Timing Chart 1-16 CAV-W mode EPWM = 1, LPWR = 0



The BRAKE pulse is masked when LPWR = 1.

## [2] Subcode Interface

There are two methods for reading out a subcode externally.

The 8-bit subcodes P to W can be read out from SBSO by inputting EXCK.

Sub-Q can be read out after checking CRC of the 80 bits in the subcode frame.

Sub-Q can be read out from the SQSO pin by inputting 80 clock pulses to the SQCK pin when SCOR comes correctly and CRCF is high.

### § 2-1. P to W Subcode Readout

Data can be read out by inputting EXCK immediately after WFCK falls. (See Timing Chart 2-1.)

## § 2-2. 80-bit Sub-Q Readout

Fig. 2-2 shows the peripheral block of the 80-bit Sub-Q register.

- First, Sub-Q, regenerated at one bit per frame, is input to the 80-bit serial/parallel register and the CRC check circuit.
- 96-bit Sub-Q is input, and if the CRC is OK, it is output to SQSO with CRCF = 1. In addition, 80 bits are loaded into the parallel/serial register.

When SQSO goes high after SCOR is output, the CPU determines that new data (which passed the CRC check) has been loaded.

- When the 80-bit data is loaded, the order of the MSB and LSB is inverted within each byte. As a result, although the sequence of the bytes is the same, the bits within the bytes are now ordered LSB first.
- Once the 80-bit data load is confirmed, SQCK is input so that the data can be read. The SQCK input is detected, and the retriggerable monostable multivibrator is reset while the input is low.
- The retriggerable monostable multivibrator has a time constant from 270 to 400µs. When the duration when SQCK is high is less than this time constant, the monostable multivibrator is kept reset; during this interval, the serial/parallel register is not loaded into the parallel/serial register.
- While the monostable multivibrator is being reset, data cannot be loaded in the peak detection parallel/serial register or the 80-bit parallel/serial register.

In other words, while reading out with a clock cycle shorter than this time constant, the register will not be rewritten by CRCOK and others.

• The previously mentioned peak detection register can be connected to the shift-in of the 80-bit parallel/serial register.

For ring control 1, input and output are shorted during peak meter and level meter modes.


For ring control 2, input and output are shorted during peak meter mode.

This is because the register is reset with each readout in level meter mode, and to prevent readout destruction in peak meter mode.


As a result, the 96-bit clock must be input in peak meter mode.


- The absolute time after peak is stored in the memory in peak meter mode. (See Timing Chart 2-3.)
- The high and low intervals for SQCK should be between 750ns and 120µs.

#### **Timing Chart 2-1**



Subcode P.Q.R.S.T.U.V.W Read Timing





- 60 -

Timing Chart 2-4	irt 2-4						
Exampl	Example: \$802000 latch	tch It SQCK hiç	latch Set SQCK high during this interval.				
XLAT	Interr	Internal signal latch	atch 750ns or more				
SQCK							
saso	PERO	PER1	PERZ PER3 PER4 PERS PERS PER7 CIF0 CIF1 CIF2 CZF0 CZF1	C2F2 FOK G	FS	GFS LOCK EMPH ALOCK VF0 VF1 VF2	VF3 VF4 VF5 VF6 VF7 VF8 VF9
Signal				Description			
PER0 to 7		r amou	RF jitter amount (used to adjust the focus bias). 8-bit binary data in PER0 = LSB, PER7 = MSB.	ר PER0 –	LSB, PE	R7 = MSB.	
FOK	Focus OK.	oK.					
GFS	High wł	hen th€	High when the frame sync and the insertion protection timing match.	Ļ.			
LOCK	GFS is	samplu	GFS is sampled at 460Hz; when GFS is high, this pin outputs a high signal. If GFS is low eight consecutive samples, this pin outputs low.	gh signal.	If GFS is	low eight consecutive	e samples, this pin outputs low.
EMPH	High wł	hen th∈	High when the playback disc has emphasis.				
ALOCK	GFS is sample	samples, this	GFS is sampled at 460Hz; when GFS is high eight consecutive samples, this pin outputs a high signal. If GFS is low eight consecutive samples, this pin outputs low.	mples, thi	s pin out	puts a high signal. If G	BFS is low eight consecutive
VF0 to 9	Used in	ר CAV	Used in CAV-W mode. The result obtained by measuring the rotati	ional velo	city of the	e disc. (See Timing Ch	obtained by measuring the rotational velocity of the disc. (See Timing Chart 2-5.) VF0 = LSB, VF9 = MSB.
C1F2 C	C1F1 C	C1F0	Description	C2F2	C2F1	C2F0	Description
0	0	0	No C1 errors; C1 pointer reset	0	0	0 No C2 error	No C2 errors; C2 pointer reset
				_			


_ L									
	Description	No C1 errors; C1 pointer reset	One C1 error corrected; C1 pointer reset	1	1	No C1 errors; C1 pointer set	One C1 error corrected; C1 pointer set	Two C1 errors corrected; C1 pointer set	C1 correction impossible; C1 pointer set
	C1F0	0	~	0	-	0	~	0	~
	C1F1	0	0	~	-	0	0	-	~

Three C2 errors corrected; C2 pointer reset Four C2 errors corrected; C2 pointer reset C2 correction impossible; C1 pointer copy Two C2 errors corrected; C2 pointer reset One C2 error corrected; C2 pointer reset C2 correction impossible; C2 pointer set <del>~</del> 0 0 0 <del>、</del> ~ ~ 0 0 0 <u>\_</u> ~ <u>\_\_\_\_</u> <u>\_</u> 0 0 0 ~ ~ ~ <u>\_</u>

Downloaded from  $\underline{\text{Elcodis.com}}$  electronic components distributor

– 61 –


## **Timing Chart 2-5**



The relative velocity of the disc can be obtained with the following equation.

 $R = \frac{(m + 1)}{32}$  (R: Relative velocity, m: Measurement results)

VF0 to 9 is the result obtained by counting V16M/2 pulses while the reference signal (132.2kHz) generated from XTAL (XTAI, XTAO) (384Fs) is high. This value is 31 when the disc is rotating at normal speed and 63 when it is rotating at double speed (when DSPB is low).





## [3] Description of Modes

This LSI has three basic operating modes using a combination of spindle control and the PLL. The operations for each mode are described below.

### § 3-1. CLV-N Mode

This mode is compatible with the CXD2510Q, and operation is the same as for conventional control. The PLL capture range is  $\pm$ 150kHz.

## § 3-2. CLV-W Mode

This is the wide capture range mode. This mode allows the PLL to follow the rotational velocity of the disc. This rotational following control has two types: using the built-in VCO2 or providing an external VCO. The spindle is the same CLV servo as for the conventional series. Operation using the built-in VCO2 is described below. (When using an external VCO, input the signal from the VPCO pin to the low-pass filter, use the output from the low-pass filter as the control voltage for the external VCO, and input the oscillation from the VCO to the V16M pin.)

When starting to rotate the disc and/or speeding up to the lock range from the condition where the disc is stopped, CAV-W mode should be used. Specifically, first send \$E665X to set CAV-W mode and kick the disc, then send \$E60CX to set CLV-W mode if ALOCK is high, which can be read out serially from the SQSO pin. CLV-W mode can be used while ALOCK is high. The microcomputer monitors the serial data output, and must return the operation to the speed adjusting state (CAV-W mode) when ALOCK becomes low. The control flow according to the microcomputer software in CLV-W mode is shown in Fig. 3-2.

In CLV-W mode (normal), low power consumption is achieved by setting LPWR to high. Control was formerly performed by applying acceleration and deceleration pulses to the spindle motor. However, when LPWR is set high, deceleration pulses are not output, thereby achieving low power consumption mode.

Note) The capture range for this mode is theoretically up to the signal processing limit.

#### § 3-3. CAV-W Mode

This is CAV mode. In this mode, the external clock is fixed and it is possible to control the spindle to the desired rotational velocity. The rotational velocity is determined by the VP0 to VP7 setting values or the external PWM. When controlling the spindle with VP0 to VP7, setting CAV-W mode with the E665X command and controlling VP0 to VP7 with the DX commands allows the rotational velocity to be varied from low speed to 4× speed. (See "\$DX commands".) Also, when controlling the spindle with the external PWM, the PWMI pin is binary input which becomes KICK during high intervals and BRAKE during low intervals.

The microcomputer can know the rotational velocity using V16M. The reference frequency for the velocity measurement is a signal of 132.3kHz obtained by dividing XTAL (XTAI, XTAO) (384Fs) by 128. The velocity is obtained by counting the half of V16M pulses while the reference is high, and the result is output from the new CPU interface as 10 bits (VP0 to VP9). These measurement results are 31 when the disc is rotating at normal speed or 127 when it is rotating at  $4\times$  speed. These values match those of the 256 - n for control with VP0 to VP7. (See Table 2-5 and Fig. 2-6.)

In CAV-W mode, the spindle is set to the desired rotational velocity and the operation speed for the entire system follows this rotational velocity. Therefore, the cycles for the Fs system clock, PCM data and others output from this LSI change according to the rotational velocity of the disc.

**Note)** The capture range for this mode is theoretically up to the signal processing limit. **Note)** Set FLFC to 1 for this mode

#### § 3-4. VCO-C Mode

This is VCO control mode. In this mode, the V16M oscillation frequency can be controlled by setting \$D commands VP0 to VP7 and VPCTL0, 1. The V16M oscillation frequency can be expressed by the following equation.

V16M = 
$$\frac{1(256 - n)}{32}$$
 n: VP0 to 7 setting value  
I: VPCTL0, 1 setting value

The VCO1 oscillation frequency is determined by V16M. The VCO1 frequency can be expressed by the following equation.

• When DSPB = 0

$$VCO1 = V16M \times \frac{49}{24}$$

• When DSPB = 1

 $VCO1 = V16M \times \frac{49}{16}$ 




Fig. 3-1. Disc Stop to Regular Playback in CLV-W Mode

**CLV-W Mode** 




Fig. 3-2. CLV-W Mode Flow Chart

- 66 -

#### VCO-C Mode




Fig. 3-3. Access Flow Chart Using VCO Control

## [4] Description of other functions

## § 4-1. Channel Clock Regeneration by Digital PLL Circuit

 The channel clock is necessary for demodulating the EFM signal regenerated by the optical system. Assuming T as the channel clock cycle, the EFM signal is modulated in an integer multiple of T from 3T to 11T. In order to read the information in the EFM signal, this integer value must be read correctly. As a result, T, that is the channel clock, is necessary.

In an actual player, a PLL is necessary for regenerating the channel clock because the fluctuation in the spindle rotation alters the width of the EFM signal pulses.

The block diagram of this PLL is shown in Fig. 4-1.


The CXD3068Q has a built-in three-stage PLL.

• The first-stage PLL is a wide-band PLL. When using the internal VCO2, an external LPF is necessary; when not using the internal VCO2, external LPF and VCO are necessary.

The output of this first-stage PLL is used as a reference for all clocks within the LSI.

- The second-stage PLL regenerates the high-frequency clock needed by the third-stage digital PLL.
- The third-stage PLL is a digital PLL that regenerates the actual channel clock.
- The digital PLL in CLV-N mode has a secondary loop, and is controlled by the primary loop (phase) and the secondary loop (frequency). When FLFC = 1, the secondary loop can be turned off. High frequency components such as 3T and 4T may contain deviations. In such cases, turning the secondary loop off yields better playability. However, in this case the capture range becomes ±50kHz.
- A new digital PLL has been provided for CLV-W mode to follow the rotational velocity of the disc in addition to the conventional secondary loop.

Block Diagram 4-1



- 69 -

#### § 4-2. Frame sync protection

- In normal speed playback, a frame sync is recorded approximately every 136µs (7.35kHz). This signal is used as a reference to recognize the data within a frame. Conversely, if the frame sync cannot be recognized, the data is processed as error data because the data cannot be recognized. As a result, recognizing the frame sync properly is extremely important for improving playability.
- In the CXD3068Q, window protection and forward protection/backward protection have been adopted for frame sync protection. These functions achieve very powerful frame sync protection. There are two window widths; one for cases where a rotational disturbance affects the player and the other for cases where there is no rotational disturbance (WSEL = 0/1). In addition, the forward protection counter is set to 13<sup>\*</sup>, and the backward protection counter to 3<sup>\*</sup>. Concretely, when the frame sync is being played back normally and then cannot be detected due to scratches, a maximum of 13 frames are inserted. If the frame sync cannot be detected for 13 frames or more, the window opens to resynchronize the frame sync.

In addition, immediately after the window opens and the resynchronization is executed, if a proper frame sync cannot be detected within 3 frames, the window opens immediately.

\* Default values. These values can be set as desired by \$C commands SFP0 to SFP3 and SRP0 to SRP3.

#### § 4-3. Error Correction

• In the CD format, one 8-bit data contains two error correction codes, C1 and C2. For C1 correction, the code is created with 28-byte information and 4-byte C1 parity.

For C2 correction, the code is created with 24-byte information and 4-byte parity.


Both C1 and C2 are Reed Solomon codes with a minimum distance of 5.

- The CXD3068Q uses refined super strategy to achieve double correction for C1 and quadruple correction for C2.
- In addition, to prevent C2 miscorrection, a C1 pointer is attached to data after C1 correction according to the C1 error status, the playback status of the EFM signal, and the operating status of the player.
- The correction status can be monitored externally.
- See Table 4-2.
- When the C2 pointer is high, the data in question was uncorrectable. Either the pre-value was held or an average value interpolation was made for the data.

MNT3	MNT2	MNT1	MNT0	D	escription
0	0	0	0	No C1 errors;	C1 pointer reset
0	0	0	1	One C1 error corrected;	C1 pointer reset
0	0	1	0		_
0	0	1	1		_
0	1	0	0	No C1 errors;	C1 pointer set
0	1	0	1	One C1 error corrected;	C1 pointer set
0	1	1	0	Two C1 errors corrected;	C1 pointer set
0	1	1	1	C1 correction impossible;	C1 pointer set
1	0	0	0	No C2 errors;	C2 pointer reset
1	0	0	1	One C2 error corrected;	C2 pointer reset
1	0	1	0	Two C2 errors corrected;	C2 pointer reset
1	0	1	1	Three C2 errors corrected;	C2 pointer reset
1	1	0	0	Four C2 errors corrected;	C2 pointer reset
1	1	0	1		
1	1	1	0	C2 correction impossible;	C1 pointer copy
1	1	1	1	C2 correction impossible;	C2 pointer set

Table 4-2

## **Timing Chart 4-3**




## § 4-4. DA Interface

• The CXD3068Q supports the 48-bit slot interface as the DA interface.

### 48-bit slot interface

This interface includes 48 cycles of the bit clock within one LRCK cycle, and is MSB first. When LRCK is high, the data is for the left channel.



# § 4-5. Digital Out

There are three Digital Out: the type 1 format for broadcasting stations, the type 2 form 1 format for home use, and the type 2 form 2 format for the manufacture of software.


The CXD3068Q supports type 2 form 1.

Digital Out C bit

bit29

The channel status clock accuracy is automatically set to level II when using the crystal clock and to level III in CAV-W mode or variable pitch mode. In addition, Sub-Q data which are matched twice in succession after a CRC check are input to the first four bits (bits 0 to 3).

DOUT is output when the crystal is 34MHz and DSPB is set to 1 with XTSL high in CLV-N or CLV-W mode. Therefore, set MD2 to 0 and turn DOUT off.



VPON or VARION: 1 X'tal: 0



# § 4-6. Servo Auto Sequence

This function performs a series of controls, including auto focus and track jumps. When the auto sequence command is received from the CPU, auto focus, 1-track jump, 2N-track jump, fine search and M-track move are executed automatically.

The servo block operates according to the built-in program during the auto sequence execution (when XBUSY = Iow), so that commands from the CPU, that is \$0, 1, 2 and 3 commands, are not accepted. (\$4 to E commands are accepted.)

In addition, when using the auto sequence, turn the A.SEQ of register 9 on.

When CLOK goes from low to high while XBUSY is low, XBUSY does not become high for a maximum of 100µs after that point. This is to prevent the transfer of erroneous data to the servo when XBUSY changes from low to high by the monostable multivibrator, which is reset by CLOK being low (when XBUSY is low).

In addition, a MAX timer is built into this LSI as a countermeasure against abnormal operation due to external disturbances, etc. When the auto sequence command is sent from the CPU, this command assumes a \$4XY format, in which X specifies the command and Y sets the MAX timer value and timer range. If the executed auto sequence command does not terminate within the set timer value, the auto sequence is interrupted (like \$40). See [1] "\$4X commands" concerning the timer value and range. Also, the MAX timer is invalidated by inputting \$4X0.

Although this command is explained in the format of \$4X in the following command descriptions, the timer value and timer range are actually sent together from the CPU.

### (a) Auto focus (\$47)

Focus search-up is performed, FOK and FZC are checked, and the focus servo is turned on.

If \$47 is received from the CPU, the focus servo is turned on according to Fig. 4-6. The auto focus starts with focus search-up, and note that the pickup should be lowered beforehand (focus search-down). In addition, blind E of register 5 is used to eliminate FZC chattering. Concretely, the focus servo is turned on at the falling edge of FZC after FZC has been continuously high for a longer time than E.

# (b) Track jump

1, 10 and 2N-track jumps are performed respectively. Always use this when the focus, tracking, and sled servos are on. Note that tracking gain-up and braking-on (\$17) should be sent beforehand because they are not involved in this sequence.

1-track jump

When \$48 (\$49 for REV) is received from the CPU, a FWD (REV) 1-track jump is performed in accordance with Fig. 4-7. Set blind A and brake B with register 5.

10-track jump

When \$4A (\$4B for REV) is received from the CPU, a FWD (REV) 10-track jump is performed an accordance with Fig. 4-8. The principal difference from the 1-track jump is to kick the sled. In addition, after kicking the actuator, when 5 tracks have been counted through COUT, the brake is applied to the actuator. Then, when the actuator speed is found to have slowed up enough (determined by the COUT cycle becoming longer than the overflow C set with register 5), the tracking and sled servos are turned on.

# 2N-track jump

When \$4C (\$4D for REV) is received from the CPU, a FWD (REV) 2N-track jump is performed in accordance with Fig. 4-9. The track jump count N is set with register 7. Although N can be set to  $2^{16}$  tracks, note that the setting is actually limited by the actuator. COUT is used for counting the number of jumps when N is less than 16, and MIRR is used with N is 16 or more.

Although the 2N-track jump basically follows the same sequence as the 10-track jump, the one difference is that after the tracking servo is turned on, the sled continues to move only for "D", set with register 6.

# Fine search

When \$44 (\$45 for REV) is received from the CPU, a FWD (REV) fine search (N-track jump) is performed in accordance with Fig. 4-10. The differences from a 2N-track jump are that a higher precision is achieved by controlling the traverse speed, and a longer distance jump is achieved by controlling the sled. The track jump count is set with register 7. N can be set to 2<sup>16</sup> tracks. After kicking the actuator and sled, the traverse speed is controlled based on the overflow G. Set kick D and F with register 6 and overflow G with register 5. Also, sled speed control during traverse can be turned off by causing COMP to fall. Set the number of tracks during which COMP falls with register B. After N tracks have been counted through COUT, the brake is applied to the actuator and sled. (This is performed by turning on the tracking servo for the actuator, and by kicking the sled in the opposite direction during the time for kick D set with register 6.) Then, the tracking and sled servos are turned on.

Set overflow G to the speed required to slow up just before the track jump terminates. (The speed should be such that it will come on-track when the tracking servo turns on at the termination of the track jump.) For example, set the target track count  $N - \alpha$  for the traverse monitor counter which is set with register B, and COMP will be monitored. When the falling edge of this COMP is detected, overflow G can be reset.

#### M-track move

When \$4E (\$4F for REV) is received from the CPU, a FWD (REV) M-track move is performed in accordance with Fig. 4-11. M can be set to 2<sup>16</sup> tracks. Like the 2N-track jump, COUT is used for counting the number of moves when M is less than 16, and MIRR is used when M is 16 or more. The M-track move is executed by moving only the sled, and is therefore suited for moving across several thousand to several ten-thousand tracks. In addition, the track and sled servos are turned off after M tracks have been counted through COUT or MIRR unlike for the other jumps. Transfer \$25 from the microcomputer after the actuator has stabilized.




Fig. 4-6-(a). Auto Focus Flow Chart




Fig. 4-6-(b). Auto Focus Timing Chart







Fig. 4-7-(a). 1-Track Jump Flow Chart

















Fig. 4-9-(a). 2N-Track Jump Flow Chart




Fig. 4-9-(b). 2N-Track Jump Timing Chart

- 79 -







Fig. 4-10-(a). Fine Search Flow Chart













### § 4-7. Digital CLV

Fig. 4-12 shows the block diagram. Digital CLV outputs MDS error and MDP error signals with PWM, with the sampling frequency increased up to 130kHz during normal-speed playback in CLVS, CLVP and other modes. In addition, the digital spindle servo gain is variable.

Digital CLV




Fig. 4-12. Block Diagram

# § 4-8. Playback Speed

In the CXD3068Q, the following playback modes can be selected through different combinations of XTAI, XTSL pin, double-speed command (DSPB), VCO1 selection command (VCOSEL1), VCO1 frequency division commands (KSL3, KSL2) and command transfer rate selector (ASHS) in CLV-N or CLV-W mode.

Mode	ΧΤΑΙ	XTSL	DSPB	VCOSEL1*1	ASHS	Playback speed	Error correction*2
1	768Fs	1	0	0/1	0	1×	C1: double; C2: quadruple
2	768Fs	1	1	0/1	0	2×	C1: double; C2: double
3	768Fs	0	0	1	1	2×	C1: double; C2: quadruple
4	768Fs	0	1	1	1	4×	C1: double; C2: double
5	384Fs	0	0	0/1	0	1×	C1: double; C2: quadruple
6	384Fs	0	1	0/1	0	2×	C1: double; C2: double
7	384Fs	1	1	0/1	0	1×	C1: double; C2: double

\*1 Actually, the optimal value should be used together with KSL3 and KSL2.

\*2 When 8 ERC4 = 1, C2 is for quadruple correction with DSPB = 1.

The playback speed can be varied by setting VP0 to VP7 in CAV-W mode. See "[3] Description of Modes" for details.

# § 4-9. Asymmetry Correction

Fig. 4-13 shows the block diagram and circuit example.




Fig. 4-15. Asymmetry Correction Application Circuit

### §4-10. CD TEXT Data Demodulation

- In order to demodulate the CD TEXT data, set the command \$8 Data 6 D3 TXON to 1. During TXON = 1, connect EXCK to low and do not use the data output from SBSO because the CD TEXT demodulation circuit uses EXCK and the SBSO pin exclusively.
- It requires 26.7ms (max.) to demodulate the CD TEXT data correctly after TXON is set to 1.
- The CD TEXT data is output by switching the SQSO pin with the command. The CD TEXT data output is enabled by setting the command \$8 Data 6 D2 TXOUT to 1. To read data, the readout clock should be input to SQCK.
- The readable data are the CRC counting results for the each pack and the CD TEXT data (16 bytes) except for CRC data.
- When the CD TEXT data is read, the order of the MSB and LSB is inverted within each byte. As a result, although the sequence of the bytes is the same, the bits within the bytes are now ordered LSB first.
- Data which can be stored in the LSI is 1 packet (4 packs).




Fig. 4-14. Block Diagram of CD TEXT Demodulation Circuit

	Subcode Q Data     4bit     4bit     4bit     16Byte     16Byte     16Byte     16Byte       CRCF     CRCF     0     Pack1     Pack2     Pack3     Pack4     CRCF       80 Clock     520 Clock     520 Clock     520 Clock     520 Clock     520 Clock     520 Clock			CRC Data     D1 (Pack1)     D2 (Pack1)     D3 (Pack1)       Ascorection     0     0     0     0     0       Ascorection     0     0     0     0   <
SCOR	SOS	SQCK	TXOUT (command)	SQSO SQCK TXOUT (command)

- 86 -

# [5] Description of Servo Signal Processing System Functions and Commands

# §5-1. General Description of Servo Signal Processing System (VDD: Supply voltage)

Focus servo	
Sampling rate:	88.2kHz (when MCK = 128Fs)
Input range:	1/4Vpd to 3/4Vpd
Output format:	7-bit PWM
Other:	Offset cancel
	Focus bias adjustment
	Focus search
	Gain-down function
	Defect countermeasure
	Auto gain control
Tracking servo	
Sampling rate:	88.2kHz (when MCK = 128Fs)
Input range:	1/4Vpd to 3/4Vpd
Output format:	7-bit PWM
Other:	Offset cancel
	E:F balance adjustment
	Track jump
	Gain-up function
	Defect countermeasure
	Drive cancel
	Auto gain control
	Vibration countermeasure
Sled servo	
Sampling rate:	345Hz (when MCK = 128Fs)
Input range:	1/4Vpd to 3/4Vpd
Output format:	7-bit PWM
Other:	Sled move
FOK, MIRR, DFCT signal g	peneration
	1.4MHz (when MCK = 128Fs)

RF signal sampling rate:	1.4MHz (when MCK = 128Fs)
Input range:	1/4Vpd to 3/4Vpd
Other:	RF zero level automatic measurement

# §5-2. Digital Servo Block Master Clock (MCK)

The clock with the 2/3 frequency of the crystal is supplied to the digital servo block.

XT4D and XT2D are \$3F commands, and XT1D is \$3E command. (Default = 0)

The digital servo block is designed with an MCK frequency of 5.6448MHz (128Fs) as typical.

Mode	ΧΤΑΙ	FSTO	XTSL	XT4D	XT2D	XT1D	Frequency division ratio	MCK
1	384Fs	256Fs	*	*	*	1	1	256Fs
2	384Fs	256Fs	*	*	1	0	1/2	128Fs
3	384Fs	256Fs	0	0	0	0	1/2	128Fs
4	768Fs	512Fs	*	*	*	1	1	512Fs
5	768Fs	512Fs	*	*	1	0	1/2	256Fs
6	768Fs	512Fs	*	1	0	0	1/4	128Fs
7	768Fs	512Fs	1	0	0	0	1/4	128Fs

Fs = 44.1kHz, \*: Don't care




# § 5-3. DC Offset Cancel [AVRG (Average) Measurement and Compensation] (See Fig. 5-3.)

The CXD3068Q can measure the average of RFDC, VC, FE and TE and compensate these signals using the measurement results to control the servo effectively. This AVRG measurement and compensation is necessary to initialize the CXD3068Q, and is able to cancel the DC offset.

AVRG measurement takes the levels applied to the VC, FE, RFDC and TE pins as the digital average of 256 samples, and then loads these values into each AVRG register.

The AVRG measurement commands are D15 (VCLM), D13 (FLM), D11 (RFLM) and D4 (TLM) of \$38. Measurement is on when the respective command is set to 1.

AVRG measurement requires approximately 2.9ms to 5.8ms (when MCK = 128Fs) after the command is received. The completion of AVRG measurement operation can be monitored by the SENS pin. (See Timing Chart 5-2.) Monitoring requires that the upper 8 bits of the command register are 38 (Hex).



# **Timing Chart 5-2**

# <Measurement>

- VC AVRG: The VC DC offset (VC AVRG) which is the center voltage for the system is measured and used to compensate the FE, TE and SE signals.
- FE AVRG: The FE DC offset (FE AVRG) is measured and used to compensate the FE and FZC signals.
- TE AVRG: The TE DC offset (TE AVRG) is measured and used to compensate the TE and SE signals.
- RF AVRG: The RF DC offset (RF AVRG) is measured and used to compensate the RFDC signal.

# <Compensation>

- RFLC: (RF signal RF AVRG) is input to the RF In register.
  - "00" is input when the RF signal is lower than RF AVRG.
- TLC0: (TE signal VC AVRG) is input to the TRK In register.
- TLC1: (TE signal TE AVRG) is input to the TRK In register.
- VCLC: (FE signal VC AVRG) is input to the FCS In register.
- FLC1: (FE signal FE AVRG) is input to the FCS In register.
- FLC0: (FE signal FE AVRG) is input to the FZC register.

Two methods of canceling the DC offset are assumed for the CXD3068Q. These methods are shown in Figs. 5-3a and 5-3b.

An example of AVRG measurement and compensation commands is shown below.

\$38 08 00 (RF AVRG measurement)

- \$38 20 00 (FE AVRG measurement)
- \$38 00 10 (TE AVRG measurement)
- \$38 14 0A (Compensation on [RFLC, FLC0, FLC1, TLC1], corresponds to Fig. 5-3a.)

See the description of \$38 for these commands.

- 89 -

# § 5-4. E:F Balance Adjustment Function (See Fig. 5-3.)

When the disc is rotated with the laser on, and with the FCS (focus) servo on via FCS Search (focus search), the traverse waveform appears in the TE signal due to disc eccentricity.

In this condition, the low-frequency component can be extracted from the TE signal using the built-in TRK hold filter by setting D5 (TBLM) of \$38 to 1.

The extracted low-frequency component is loaded into the TRVSC register as a digital value, and the TRVSC register value is established when TBLM returns to "0".

Next, setting D2 (TLC2) of \$38 to 1 compensates the values obtained from the TE and SE input pins with the TRVSC register value (subtraction), allowing the E:F balance offset to be adjusted. (See Fig. 5-3.)

### § 5-5. FCS Bias (Focus Bias) Adjustment Function


The FBIAS register value can be added to the FCS servo filter input by setting D14 (FBON) of \$3A to 1. (See Fig. 5-3.)

When D11 = 0 and D10 = 1 is set by \$34F, the FBIAS register value can be written using the 9-bit value of D9 to D1 (D9: MSB).

In addition, the RF jitter can be monitored by setting the \$8 command SOCT to 1. (See "DSP Block Timing Chart".)

The FBIAS register can be used as a counter by setting D13 (FBSS) of 3A to 1. The FBIAS register functions as an up counter when D12 (FBUP) of 3A = 1, and as a down counter when D12 (FBUP) of 3A = 0. The number of up and down steps can be changed by setting D11 and D10 (FBV1 and FBV0) of 3A.

When using the FBIAS register as a counter, the counter stops when the value set beforehand in FBL9 to FBL1 of \$34 matches the FCSBIAS value. Also, if the upper 8 bits of the command register are \$3A at this time, SENS goes to high and the counter stop can be monitored.





Here, assume the FBIAS setting value FB9 to FB1 and the FBIAS LIMIT value FBL9 to FBL1 are set in status A. For example, if command registers FBUP = 0, FBV1 = 0, FBV0 = 0 and FBSS = 1 are set from this status, down count starts from status A and approaches the set LIMIT value. When the LIMIT value is reached and the FBIAS value matches FBL9 to FBL1, the counter stops and the SENS pin goes to high. Note that the up/down counter counts at each sampling cycle of the focus servo filter. The number of steps by which the count value changes can be selected from 1, 2, 4 or 8 steps by FBV1 and FBV0. When converted to FE input, 1 step corresponds to  $1/512 \times VDD \times 0.4$ .

B: Counter mode C: Counter mode (when stopped)


- 90 -

A: Register mode









- 91 -


# § 5-6. AGCNTL (Automatic Gain Control) Function

The AGCNTL function automatically adjusts the filter internal gain in order to obtain the appropriate servo loop gain. AGCNTL not only copes with the sensitivity variation of the actuator and photo diode, etc., but also obtains the optimal gain for each disc.

The AGCNTL command is sent when each servo is turned on. During AGCNTL operation, if the upper 8 bits of the command register are 38 (Hex), the completion of AGCNTL operation can be confirmed by monitoring the SENS pin. (See Timing Chart 5-4 and "Description of SENS Signals".)

Setting D9 and D8 of \$38 to 1 set FCS (focus) and TRK (tracking) respectively to AGCNTL operation.

**Note)** During AGCNTL operation, each servo filter gain must be normal, and the anti-shock circuit (described hereafter) must be disabled.



### Timing Chart 5-4

Coefficient K13 changes for AGF (focus AGCNTL) and coefficients K23 and K07 change for AGT (tracking AGCNTL) due to AGCNTL.

These coefficients change from 01 to 7F (Hex), and they must also be set within this range when written externally.

After AGCNTL operation has completed, these coefficient values can be confirmed by reading them out from the SENS pin with the serial readout function (described hereafter).

# AGCNTL related settings

The following settings can be changed with \$35, \$36 and \$37.

FG6 to FG0; AGF convergence gain setting, effective setting range: 00 to 57 (Hex)

TG6 to TG0; AGT convergence gain setting, effective setting range: 00 to 57 (Hex)

- AGS; Self-stop on/off
- AGJ; Convergence completion judgment time
- AGGF; Internally generated sine wave amplitude (AGF)
- AGGT; Internally generated sine wave amplitude (AGT)
- AGV1; AGCNTL sensitivity 1 (during rough adjustment)
- AGV2; AGCNTL sensitivity 2 (during fine adjustment)
- AGHS; Rough adjustment on/off
- AGHT; Fine adjustment time
- **Note)** Converging servo loop gain values can be changed with the FG6 to FG0 and TG6 to TG0 setting values. In addition, these setting values must be within the effective setting range. The default settings aim for 0dB at 1kHz. However, since convergence values vary according to the characteristics of each constituent element of the servo loop, FG and TG values should be set as necessary.


AGCNTL and default operation have two stages.

In the first stage, rough adjustment is performed with high sensitivity for a certain period of time (select 256/128ms with AGHT, when MCK = 128Fs), and the AGCNTL coefficient approaches the appropriate value. The sensitivity at this time can be selected from two types with AGV1.

In the second stage, the AGCNTL coefficient is finely adjusted with relatively low sensitivity to further approach the appropriate value. The sensitivity for the second stage can be selected from two types with AGV2. In the second stage of default operation, when the AGCNTL coefficient reaches the appropriate value and stops changing, the CXD3068Q confirms that the AGCNTL coefficient has not changed for a certain period of time (select 63/31ms with AGHJ, when MCK = 128Fs), and then completes AGCNTL operation. (Self stop mode) This self-stop mode can be canceled by setting AGS to 0.

In addition, the first stage is omitted for AGCNTL operation when AGHS is set to 0.

An example of AGCNTL coefficient transitions during AGCNTL operation with various settings is shown in Fig. 5-5.



**Note)** Fig. 5-5 shows the case where the AGCNTL coefficient converges from the initial value to a smaller value.

# § 5-7. FCS Servo and FCS Search (Focus Search)

Register name	Command	D23 to D20	D19 to D16	
		0000	10 * *	FOCUS SERVO ON (FOCUS GAIN NORMAL)
	FOCUS CONTROL		11**	FOCUS SERVO ON (FOCUS GAIN DOWN)
0			0 * 0 *	FOCUS SERVO OFF, 0V OUT
			0 * 1 *	FOCUS SERVO OFF, FOCUS SEARCH VOLTAGE OUT
			0 * 1 0	FOCUS SEARCH VOLTAGE DOWN
			0 * 1 1	FOCUS SEARCH VOLTAGE UP

The FCS servo is controlled by the 8-bit serial command \$0X. (See Table 5-6.)




\*: Don't care

# FCS Search

FCS search is required in the course of turning on the FCS servo.

Fig. 5-7 shows the signals for sending commands  $0 \rightarrow 02 \rightarrow 03$  and performing only FCS search operation. Fig. 5-8 shows the signals for sending 08 (FCS on) after that.



# § 5-8. TRK (Tracking) and SLD (Sled) Servo Control

The TRK and SLD servos are controlled by the 8-bit command \$2X. (See Table 5-9.) When the upper 4 bits of the serial data are 2 (Hex), TZC is output to the SENS pin.

Register name	Command	D23 to D20	D19 to D16	
			00**	TRACKING SERVO OFF
	TRACKING		01**	TRACKING SERVO ON
		0010	10 * *	FORWARD TRACK JUMP
2			11**	REVERSE TRACK JUMP
2	MODE		* * 0 0	SLED SERVO OFF
			* * 0 1	SLED SERVO ON
			* * 1 0	FORWARD SLED MOVE
			* * 1 1	REVERSE SLED MOVE

#### Table 5-9

\*: Don't care

# **TRK Servo**

The TRK JUMP (track jump) level can be set with 6 bits (D13 to D8) of \$36.

In addition, when the TRK servo is on and D17 of \$1 is set to 1, the TRK servo filter switches to gain-up mode. The filter also switches to gain-up mode when the LOCK signal goes low or when vibration is detected with the anti-shock circuit (described hereafter) enabled.

The CXD3068Q has 2 types of gain-up filter structures in TRK gain-up mode which can be selected by setting D16 of \$1. (See Table 5-17.)

# SLD Servo

The SLD MOV (sled move) output, composed of a basic value from 6 bits (D13 to D8) of \$37, is determined by multiplying this value by  $1\times$ ,  $2\times$ ,  $3\times$ , or  $4\times$  magnification set using D17 and D16 when D18 = D19 = 0 is set with \$3. (See Table 5-10.)

SLD MOV must be performed continuously for 50µs or more. In addition, if the LOCK input signal goes low when the SLD servo is on, the SLD servo turns off.

**Note)** When the LOCK signal is low, the TRK servo switches to gain-up mode and the SLD servo is turned off. These operations are disabled by setting D6 (LKSW) of \$38 to 1.

Register name	Command	D23 to D20	D19 to D16	
			0000	SLED KICK LEVEL (basic value $\times \pm 1$ )
3	SELECT	0011	0001	SLED KICK LEVEL (basic value $ imes \pm 2$ )
	SELECT		0010	SLED KICK LEVEL (basic value $ imes \pm 3$ )
			0011	SLED KICK LEVEL (basic value $ imes \pm 4$ )

#### Table 5-10

- 95 -

#### § 5-9. MIRR and DFCT Signal Generation

The RF signal obtained from the RFDC pin is sampled at approximately 1.4MHz (when MCK = 128Fs) and loaded. The MIRR and DFCT signals are generated from this RF signal.


#### MIRR Signal Generation

The loaded RF signal is applied to peak hold and bottom hold circuits.

An envelope is generated from the waveforms generated in these circuits, and the MIRR comparator level is generated from the average of this envelope waveform.

The MIRR signal is generated by comparing the waveform generated by subtracting the bottom hold value from the peak hold value with this MIRR comparator level. (See Fig. 5-11.)

The bottom hold speed and mirror sensitivity can be selected from 4 values using D7 and D6, and D5 and D4, respectively, of \$3C.






#### **DFCT Signal Generation**

The loaded RF signal is input to two peak hold circuits with different time constants, and the DFCT signal is generated by comparing the difference between these two peak hold waveforms with the DFCT comparator level. (See Fig. 5-12.)

The DFCT comparator level can be selected from four values using D13 and D12 of \$3B.



#### § 5-10. DFCT Countermeasure Circuit

The DFCT countermeasure circuit maintains the directionality of the servo so that the servo does not become easily dislocated due to scratches or defects on discs.

Specifically, these operations are achieved by detecting scratches and defects with the DFCT signal generation circuit, and when DFCT goes high, applying the low frequency component of the error signal before DFCT went high to the FCS and TRK servo filter inputs. (See Fig. 5-13.)

In addition, these operations are activated by the default. They can be disabled by setting D7 (DFSW) of \$38 to 1.




Fig. 5-13

#### § 5-11. Anti-Shock Circuit

When vibrations occur in the CD player, this circuit forces the TRK filter to switch to gain-up mode so that the servo does not become easily dislocated. This circuit is for systems which require vibration countermeasures. Concretely, vibrations are detected using an internal anti-shock filter and comparator circuit, and the gain is increased. (See Fig. 5-14.)


The comparator level is fixed to 1/16 of the maximum comparator input amplitude. However, the comparator level is practically variable by adjusting the value of the anti-shock filter output coefficient K35.

This function can be turned on and off by D19 of \$1 when the brake circuit (described hereafter) is off. (See Table 5-17.)

This circuit can also support an external vibration detection circuit, and can set the TRK servo filter to gain-up mode by inputting high level to the ATSK pin.

When the upper 4 bits of the command register are 1 (Hex), vibration detection can be monitored from the SENS pin.

It also can be monitored from the ATSK pin by setting the ASOT command of \$3F to 0.



#### § 5-12. Brake Circuit


Immediately after a long distance track jump it tends to be hard for the actuator to settle and for the servo to turn on.

The brake circuit prevents these phenomenon.

In principle, the brake circuit uses the tracking drive as a brake by cutting the unnecessary portions utilizing the 180° offset in the RF envelope and tracking error phase relationship which occurs when the actuator traverses the track in the radial direction from the inner track to the outer track and vice versa. (See Figs. 5-15 and 5-16.) Concretely, this operation is achieved by masking the tracking drive using the TRKCNCL signal generated by loading the MIRR signal at the edge of the TZC (Tracking Zero Cross) signal.

The brake circuit can be turned on and off by D18 of \$1. (See Fig. 5-17.)

In addition, the low frequency for the tracking drive after masking can be boosted. (SFBK1, 2 of \$34B)







Register name	Command	D23 to D20	D19 to D16	
	TRACKING	0001	10 * *	ANTI SHOCK ON
			0 * * *	ANTI SHOCK OFF
			* 1 * *	BRAKE ON
1			* 0 * *	BRAKE OFF
	CONTROL		* * 0 *	TRACKING GAIN NORMAL
			* * 1 *	TRACKING GAIN UP
			* * * 1	TRACKING GAIN UP FILTER SELECT 1
			* * * 0	TRACKING GAIN UP FILTER SELECT 2

\*: Don't care

### Table 5-17

# § 5-13. COUT Signal

The COUT signal is output to count the number of tracks during traverse, etc. It is basically generated by loading the MIRR signal at both edges of the TZC signal. The used TZC signal can be selected from among three different phases according to the COUT signal application.

HPTZC: For 1-track jumps

Fast phase COUT signal generation with a fast phase TZC signal. (The TZC phase is advanced by a cutoff 1kHz digital HPF; when MCK = 128Fs.)

- STZC: For COUT generation when MIRR is externally input and for applications other than COUT generation. This is generated by sampling the TE signal at 700kHz. (when MCK = 128Fs)
- DTZC: For high-speed traverse Reliable COUT signal generation with a delayed phase STZC signal.

Since it takes some time to generate the MIRR signal, it is necessary to delay the TZC signal in accordance with the MIRR signal delay during high-speed traverse.

The COUT signal output method is switched with D15 and D14 of \$3C.

When D15 = 1: STZC

When D15 = 0 and D14 = 0: HPTZC

When D15 = 0 and D14 = 1: DTZC

When DTZC is selected, the delay can be selected from two values with D14 of \$36.


# § 5-14. Serial Readout Circuit

The following measurement and adjustment results can be read out from the SENS pin by inputting the readout clock to the SCLK pin by \$39. (See Fig. 5-18, Table 5-19 and "Description of SENS Signals".)

Specified commands

\$390C: VC AVRG measurement result\$3908: FE AVRG measurement result\$3904: TE AVRG measurement result\$391F: RF AVRG measurement result

\$3953: FCS AGCNTL coefficient result
\$3963: TRK AGCNTL coefficient result
\$391C: TRVSC adjustment result
\$391D: FBIAS register value





Item	Symbol	Min.	Тур.	Max.	Unit
SCLK frequency	fsclk			16	MHz
SCLK pulse width	<b>t</b> spw	31.3			ns
Delay time	<b>t</b> DLS	15			μs

Table 5-19

During readout, the upper 8 bits of the command register must be 39 (Hex).

# § 5-15. Writing to Coefficient RAM

The coefficient RAM can be rewritten by \$34. All coefficients have default values in the built-in ROM, and transfer from the ROM to the RAM is completed approximately  $40\mu$ s (when MCK = 128Fs) after the XRST pin rises. (The coefficient RAM cannot be rewritten during this period.)

After that, the characteristics of each built-in filter can be finely adjusted by rewriting the data for each address of the coefficient RAM.


The coefficient rewrite command is comprised of 24 bits, with D14 to D8 of \$34 as the address (D15 = 0) and D7 to D0 as data. Coefficient rewriting is completed  $11.3\mu$ s (when MCK = 128Fs) after the command is received. When rewriting multiple coefficients, be sure to wait  $11.3\mu$ s (when MCK = 128Fs) before sending the next rewrite command.

# § 5-16. PWM Output

FCS, TRK and SLD PWM format outputs are described below.

In particular, FCS and TRK use a double oversampling noise shaper.

Timing Chart 5-20 and Fig. 5-21 show examples of output waveforms and drive circuits.






Fig. 5-21. Drive Circuit

# § 5-17. Servo Status Changes Produced by LOCK Signal

When the LOCK signal becomes low, the TRK servo switches to the gain-up mode and the SLD servo turns off in order to prevent SLD free-running.

Setting D6 (LKSW) of \$38 to 1 deactivates this function.

In other words, neither the TRK servo nor the SLD servo change even when the LOCK signal becomes low. This enables microcomputer control.

#### § 5-18. Description of Commands and Data Sets

#### \$34

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	KA6	KA5	KA4	KA3	KA2	KA1	KA0	KD7	KD6	KD5	KD4	KD3	KD2	KD1	KD0

When D15 = 0.

KA6 to KA0: Coefficient address

KD7 to KD0: Coefficient data

### \$348 (preset: \$348 000)

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1	0	0	0	PGFS1	PGFS0	PFOK1	PFOK0	0	0	0	MRS	MRT1	MRT0	0	0

These commands set the GFS pin hold time. The hold time is inversely proportional to the playback speed.

PGFS1	PGFS0	Processing				
0	0	High when the frame sync is of the correct timing, low when not the correct timing.				
0	1 High when the frame sync is of the correct timing, low when continuously not the correct timing for 2ms or longer.					
1	0	High when the frame sync is of the correct timing, low when continuously not the correct timing for 4ms or longer.				
1	1	High when the frame sync is the correct timing, low when continuously not the correct timing for 8ms or longer.				

These commands set the FOK hold time. See \$3B for the FOK slice level.

These are the values when MCK = 128Fs, and the hold time is inversely proportional to the MCK setting.

PFOK1	PFOK0	Processing
0	0	High when the RFDC value is higher than the FOK slice level, low when lower than the FOK slice level.
0	1	High when the RFDC value is higher than the FOK slice level, low when continuously lower than the FOK slice level for 4.35ms or more.
1	0	High when the RFDC value is higher than the FOK slice level, low when continuously lower than the FOK slice level for 10.16ms or more.
1	1	High when the RFDC value is higher than the FOK slice level, low when continuously lower than the FOK slice level for 21.77ms or more.

MRS: Switches the time constant for the MIRR comparator level generation of the MIRR generation circuit. When MRS = 0, the time constant is set to normal. (default)

When MRS = 1, the time constant is delayed compared to the normal state.

The duration of MIRR = high, which is caused by the affection of the RFDC signal pulse-formed noise and the like, is suppressed by setting MRS to 1.

MRT2	MRT1	MIRR maximum time [ms]
0	0	No time limit
0	1	1.10
1	0	2.20
1	1	4.00
	MRT2 0 0 1 1	MRT2         MRT1           0         0           0         1           1         0           1         1

### MRT1, 0: These commands limit the time while MIRR = high.

\*: preset

### \$34B (preset: \$34B 000)

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1	0	1	1	SFBK1	SFBK2	0	0	0	0	0	0	0	0	0	0

The low frequency can be boosted for brake operation.

See "§ 5-12 for brake operation".

SFBK1: When 1, brake operation is performed by setting the LowBooster-1 input to 0. This is valid only when TLB1ON = 1. The preset is 0.

SFBK2: When 1, brake operation is performed by setting the LowBooster-2 input to 0. This is valid only when TLB2ON = 1. The preset is 0.

### \$34C (preset: \$34C 000)

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1	1	0	0	THB ON	FHB ON	TLB1 ON	FLB1 ON	TLB2 ON	0	HBST1	HBST0	LB1S1	LB1S0	LB2S1	LB2S0

These commands turn on the boost function. (See "§ 5-20. Filter Composition".)

There are five boosters (three for the TRK filter and two for the FCS filter) which can be turned on and off independently.

THBON: When 1, the high frequency is boosted for the TRK filter. Preset when 0. FHBON: When 1, the high frequency is boosted for the FCS filter. Preset when 0. TLB1ON: When 1, the low frequency is boosted for the TRK filter. Preset when 0. FLB1ON: When 1, the low frequency is boosted for the FCS filter. Preset when 0. TLB2ON: When 1, the low frequency is boosted for the TRK filter. Preset when 0.

The difference between TLB1ON and TLB2ON is the position where the low frequency is boosted. For TLB1ON, the low frequency is boosted before the TRK jump, and for TLB2ON, after the TRK jump.

The following commands set the boosters. (See "§ 5-20. Filter Composition".)

HBST1, HBST0: TRK and FCS HighBooster setting.

HighBooster has the configuration shown in Fig. 5-24a, and can select three different combinations of coefficients BK1, BK2 and BK3. (See Table 5-25a.) An example of characteristics is shown in Fig. 5-26a. These characteristics are the same for both the TRK and FCS filters. The sampling frequency is 88.2kHz (when MCK = 128Fs).

LB1S1, LB1S0: TRK and FCS LowBooster-1 setting.

LowBooster-1 has the configuration shown in Fig. 5-24b, and can select three different combinations of coefficients BK4, BK5 and BK6. (See Table 5-25b.)
An example of characteristics is shown in Fig. 5-26b.
These characteristics are the same for both the TRK and FCS filters.
The sampling frequency is 88.2kHz (when MCK = 128Fs).

LB2S1, LB2S0: TRK LowBooster-2 setting. LowBooster-2 has the configuration shown in Fig. 5-24c, and can select three different combinations of coefficients BK7, BK8 and BK9. (See Table 5-25c.) An example of characteristics is shown in Fig. 5-26c. This booster is used exclusively for the TRK filter. The sampling frequency is 88.2kHz (when MCK = 128Fs).

Note) Fs = 44.1kHz





Fig. 5-24a

HBST1	HBST0	HighBooster setting						
протт		BK1	BK2	BK3				
0	_	-120/128	96/128	2				
1	0	-124/128	112/128	2				
1	1	-126/128	120/128	2				

Table 5-25a



LB1S1 LB1S0 BK4 BK5 BK6 -255/256 1023/1024 1/4 0 0 -511/512 2047/2048 1/4 1 -1023/1024 4095/4096 1 1/4 1

LowBooster-1 setting

LowBooster-2 setting

BK8

1023/1024

BK9

1/4

1/4

1/4



Table 5-25b




Fig. 5-24c

-511/512 2047/2048 -1023/1024 4095/4096

Table 5-25c

BK7

-255/256

LB2S1

0

1


1


LB2S0


\_\_\_\_

0


1







LB1S1 = 0
 LB1S1 = 1, LB1S0 = 0
 (3) LB1S1 = 1, LB1S0 = 1
 − 106 −



#### \$34E (preset: \$34E000)

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1	1	1	0	IDFSL3	IDFSL2	IDFSL1	IDFSL0	0	0	IDFT1	IDFT0	0	0	0	0

IDFSL3: The new DFCT detection is output.

When IDFSL3 = 0, only DFCT in 5-9 is detected and the signal is output from the DFCT pin. (default)

When IDFSL3 = 1, DFCT in 5-9 and new DFCT are switched and the resulting signal is output from the DFCT pin.

The timing for switching is as follows;

When DFCT in §5-9 = low, the new DFCT signal is output from the DFCT pin.

When DFCT in §5-9 = high, DFCT in \$5-9 is output from the DFCT pin.

After DFCT in §5-9 is switched to low, the time when the new DFCT output is enabled can be set. (See IDFT1 and IDFT0 of \$34E.)

IDFSL3	DFCT in \$5-9	DFCT pin				
0	L	DFCT in §5-9				
0	Н	DFCT in §5-9				
1	L	New DFCT				
1	Н	DFCT in §5-9				

 IDFSL2:
 The new DFCT detection time is set.

 After the new DFCT is detected, DFCT=high is held for a specific time. This time is set.

 When IDFSL2 = 0, long hold time. (default)

 When IDFSL2 = 1, short hold time.

 IDFSL1:
 The new DFCT detection sensitivity is set.

 When IDFSL1 = 0, high detection sensitivity. (default)

 When IDFSL1 = 1, low detection sensitivity.

- IDFSL0: The new DFCT cancel sensitivity is set. When IDFSL0 = 0, high cancel sensitivity is set. (default) When IDFSL0 = 1, low cancel sensitivity is set.
- IDFT1, 0: After DFCT in §5-9 is switched to low, the time when the new DFCT output is enabled (output prohibit time) is set.

IDFT1	IDFT0	New DFCT signal output prohibit time
0	0	204.08µs
0	1	294.78µs
1	0	408.16µs
1	1	612.24µs

\*: preset

\$34F

D	15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
	1	1	1	1	1	0	FBL9	FBL8	FBL7	FBL6	FBL5	FBL4	FBL3	FBL2	FBL1	_

When D15 = D14 = D13 = D12 = D11 = 1 (\$34F)

D10 = 0

FBIAS LIMIT register write

FBL9 to FBL1: Data; data compared with FB9 to FB1, FBL9 = MSB.

When using the FBIAS register in counter mode, counter operation stops when the value of FB9 to FB1 matches with FBL9 to FBL1.

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1	1	1	1	0	1	FB9	FB8	FB7	FB6	FB5	FB4	FB3	FB2	FB1	

When D15 = D14 = D13 = D12 = 1 (\$34F)

D11 = 0, D10 = 1

FBIAS register write

FB9 to FB1: Data; two's complement data, FB9 = MSB.

For FE input conversion, FB9 to FB1 = 011111111 corresponds to  $255/256 \times VDD/4$  and FB9 to FB1 = 100000000 to  $-256/256 \times VDD/4$  respectively. (VDD: supply voltage)

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1	1	1	1	0	0	TV9	TV8	TV7	TV6	TV5	TV4	TV3	TV2	TV1	TV0

When D15 = D14 = D13 = D12 = 1 (\$34F)

D11 = 0, D10 = 0

TRVSC register write

TV9 to TV0: Data; two's complement data, TV9 = MSB.

For TE input conversion, TV9 to TV0 = 0011111111 corresponds to  $255/256 \times VDD/4$  and TV9 to TV0 = 1100000000 to  $-256/256 \times VDD/4$  respectively. (VDD: supply voltage)

- **Note)** When the TRVSC register is read out, the data length is 9 bits. At this time, data corresponding to each bit TV8 to TV0 during external write are read out.
  - When reading out internally measured values and then writing these values externally, set TV9 the same as TV8.

### \$35 (preset: \$35 58 2D)

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
FT1	FT0	FS5	FS4	FS3	FS2	FS1	FS0	FTZ	FG6	FG5	FG4	FG3	FG2	FG1	FG0

FT1, FT0, FTZ: Focus search-up speed

Default value: 010 (0.673  $\times$  VDD V/s)

Focus drive output conversion

	FT1	FT0	FTZ	Focus search speed [V/s]
	0	0	0	$1.35 \times V$ dd
*	0	1	0	0.673  imes Vdd
	1	0	0	$0.449  imes V_{DD}$
	1	1	0	0.336  imes Vdd
	0	0	1	$1.79 \times V_{DD}$
	0	1	1	$1.08 \times V_{DD}$
	1	0	1	0.897  imes Vdd
	1	1	1	$0.769  imes V_{DD}$

\*: preset, VDD: PWM driver supply voltage

- FS5 to FS0: Focus search limit voltage
- Default value: 0101101

# \$36 (preset: \$36 0E 2E)

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
TDZC	DTZC	TJ5	TJ4	TJ3	TJ2	TJ1	TJ0	SFJP	TG6	TG5	TG4	TG3	TG2	TG1	TG0

TDZC:	Selects the TZC signal for generating the TRKCNCL signal during brake circuit operation. TDZC = 0: The edge of the HPTZC or STZC signal, whichever has the faster phase, is used.
	TDZC = 1: The edge of the HPTZC or STZC signal or the tracking drive signal zero-cross,
	whichever has the fastest phase, is used. (See § 5-12.)
DTZC:	DTZC delay (8.5/4.25µs, when MCK = 128Fs)
	Default value: 0 (4.25µs)
TJ5 to TJ0:	Track jump voltage
	Default value: 001110 ((1 $\pm$ 14/64) $\times$ Vpd/2, Vpd: PWM driver supply voltage)
	Tracking drive output conversion
SFJP:	Surf jump mode on/off
	The tracking PWM output is generated by adding the tracking filter output and TJReg (TJ5 to 0),
	by setting D7 to 1 (on)
TG6 to TG0:	AGT convergence gain setting value
	Default value: 0101110

### \$37 (preset: \$37 50 BA)

C	015	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
FZ	ZSH	FZSL	SM5	SM4	SM3	SM2	SM1	SM0	AGS	AGJ	AGGF	AGGT	AGV1	AGV2	AGHS	AGHT

FZSH, FZSL: FZC (Focus Zero Cross) slice level

Default value: 01 ( $1/8 \times VDD/2$ , VDD: supply voltage); FE input conversion

	FZSH	FZSL	Slice level
	0	0	$1/4 \times V$ DD/2
*	0	1	$1/8 \times V$ DD/2
	1	0	$1/16 \times V$ DD/2
	1	1	$1/32 \times V_{DD}/2$

\*: preset

SM5 to SM0:	Sled move voltage
	Default value: 010000 ((1 $\pm$ 16/64 $\times$ VDD/2), VDD: PWM driver supply voltage)
	Sled drive output conversion
AGS:	AGCNTL self-stop on/off
	Default value: 1 (on)
AGJ:	AGCNTL convergence completion judgment time during low sensitivity adjustment (31/63ms,
	when MCK = 128Fs)
	Default value: 0 (63ms)
AGGF:	Focus AGCNTL internally generated sine wave amplitude (small/large)
	Default value: 1 (large)
AGGT:	Tracking AGCNTL internally generated sine wave amplitude (small/large)

Default value: 1 (large)

	FE/TE input conversion
AGGF 0 (sm	all) 1/32 × Vpd/2
1 (lar	ge)* 1/16 × Vpd/2
AGGT <sup>0</sup> (sm	all) 1/16 × Vpd/2
1 (lar	ge)* 1/8 × Vpd/2

\*: preset

- AGV1: AGCNTL convergence sensitivity during high sensitivity adjustment; high/low Default value: 1 (high)
- AGV2: AGCNTL convergence sensitivity during low sensitivity adjustment; high/low Default value: 0 (low)
- AGHS: AGCNTL high sensitivity adjustment on/off Default value: 1 (on)
- AGHT: AGCNTL high sensitivity adjustment time (128/256ms, when MCK = 128Fs) Default value: 0 (256ms)

## \$38 (preset: \$38 00 00)

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
VCL	I VCLC	FLM	FLC0	RFLM	RFLC	AGF	AGT	DFSW	LKSW	TBLM	TCLM	FLC1	TLC2	TLC1	TLC0

## DC offset cancel (See §5-3.)

- \*VCLM: VC level measurement (on/off)
- VCLC: VC level compensation for FCS In register (on/off)
- \*FLM: Focus zero level measurement (on/off)
- FLC0: Focus zero level compensation for FZC register (on/off)
- \*RFLM: RF zero level measurement (on/off)
- RFLC: RF zero level compensation (on/off)

# Automatic gain control (See §5-6.)

- AGF: Focus auto gain adjustment (on/off)
- AGT: Tracking auto gain adjustment (on/off)

# **Misoperation prevention circuit**

DFSW: Defect disable switch (on/off)

Setting this switch to 1 (on) disables the defect countermeasure circuit.

LKSW: Lock switch (on/off) Setting this switch to 1 (on) disables the sled free-running prevention circuit.

# DC offset cancel (See §5-3.)

- TBLM: Traverse center measurement (on/off)
- \*TCLM: Tracking zero level measurement (on/off)
- FLC1: Focus zero level compensation for FCS In register (on/off)
- TLC2: Traverse center compensation (on/off)
- TLC1: Tracking zero level compensation (on/off)
- TLC0: VC level compensation for TRK/SLD In register (on/off)

**Note)** Commands marked with \* are accepted every 2.9ms. (when MCK = 128Fs) All commands are on when 1.

# \$39 (preset: \$39 0000)

D15	D14	D13	D12	D11	D10	D9	D8
DAC	SD6	SD5	SD4	SD3	SD2	SD1	SD0

DAC: Serial data readout DAC mode (on/off)

SD6 to SD0: Serial readout data select

SD6	SD5		Re	adout data	Readout data length	
1	Coefficie	nt RAM da	ata for address =	= SD5 to SD0	8 bits	
0	1	Data RA	M data for addr	ess = SD4 to SD0	16 bits	
		SD4	SD3 to SD0			
0	0	1	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	RF AVRG register RFDC input signal FBIAS register TRVSC register RFDC envelope (bottom) RFDC envelope (peak) RFDC envelope (peak) – (bottom)	8 bits 8 bits 9 bits 9 bits 8 bits 8 bits 8 bits 8 bits	\$399F \$399E \$399D \$399C \$3993 \$3992 \$3991
		0	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	VC AVRG register FE AVRG register TE AVRG register FE input signal TE input signal SE input signal VC input signal	9 bits 9 bits 9 bits 8 bits 8 bits 8 bits 8 bits 8 bits	\$398C \$3988 \$3984 \$3983 \$3982 \$3981 \$3980

\*: Don't care

Note) Coefficients K40 to K4F cannot be read out.

See the Description for "Data Readout" concerning readout methods for the above data.

### \$3A (preset: \$3A 00 00)

	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
ſ	0	FBON	FBSS	FBUP	FBV1	FBV0	FIFZC	TJD0	FPS1	FPS0	TPS1	TPS0	0	SJHD	INBK	MTI0

FBON:		s register va	ister addition (on/off) Ilue is added to the signal load	ded into the FCS In register by setting
FBSS:	FBIAS (foc	us bias) regi	ster/counter switching	
FBUP:	FBIAS (foc This perfor	us bias) cou	SS = 1: counter. nter up/down operation switchin up/down control when FBSS = 1	•
FBV1, FBV0:	FBIAS (foc	us bias) cou	nter voltage switching AS count-up/-down steps per cy	cle is decided by these bits.
	FBV1	FBV0	Number of steps per cycle	The counter changes once for each
*	0	0	1	sampling cycle of the focus servo filter. When MCK is 128Fs, the
	0	1	2	sampling frequency is 88.2kHz.
	1	0	4	When converted to FE input, 1 step
	1	1	8	is approximately $1/2^9 \times VDD \times 0.4$ ,
			*: prese	VDD = supply voltage.
FIFZC:	When 0, the When 1, the FIFZA0 sett	FZC slice le FZC slice le ing values. more detaile	evel is determined by the \$3F8 F	ZSH and FZSL setting values. (default) FIFZB3 to FIFZB0 and FIFZA3 to steresis compared to the \$37 FZSH and

- TJD0: This sets the tracking servo filter data RAM to 0 when switched from track jump to servo on only when SFJP = 1 (during surf jump operation).
- FPS1, FPS0: Gain setting when transferring data from the focus filter to the PWM block.

TPS1, TPS0: Gain setting when transferring data from the tracking filter to the PWM block. These are effective for increasing the overall gain in order to widen the servo band. Operation when FPS1, FPS0 (TPS1, TPS0) = 00 is the same as usual (7-bit shift). However, 6dB, 12dB and 18dB can be selected independently for focus and tracking by setting the relative gain to 0dB when FPS1, FPS0 (TPS1, TPS0) = 00.

	FPS1	FPS0	Relative gain	TPS1	TPS0	Relative gain
*	0	0	0dB	0	0	0dB
	0	1	+6dB	0	1	+6dB
	1	0	+12dB	1	0	+12dB
	1	1	+18dB	1	1	+18dB

\*: preset

\*

- SJHD: This holds the tracking filter output at the value when surf jump starts during surf jump.
- INBK: When INBK = 0 (off), the brake circuit masks the tracking drive signal with TRKCNCL which is generated by fetching the MIRR signal at the TZC edge. When INBK = 1 (on), the tracking filter input is masked instead of the drive output.
- MTI0: The tracking filter input is masked when the MIRR signal is high by setting MTI0 = 1 (on).

# \$3B (preset: \$3B E0 50)

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
SFO2	SFO1	SDF2	SDF1	MAX2	MAX1	SFOX	BTF	D2V2	D2V1	D1V2	D1V1	RINT	0	0	0

SFOX, SFO2, SFO1: FOK slice level

\*

Default value: 011 (28/256  $\times$  VDD/2, VDD = supply voltage) RFDC input conversion

0501	0=00	0=04	
SFOX	SFO2	SFO1	Slice level
0	0	0	16/256 × Vdd/2
0	0	1	$20/256 \times V$ DD/2
0	1	0	$24/256 \times V$ DD/2
0	1	1	$28/256 \times V$ DD/2
1	0	0	$32/256 \times V$ DD/2
1	0	1	$40/256 \times V$ DD/2
1	1	0	$48/256 \times V$ DD/2
1	1	1	$56/256 \times V$ DD/2

\*: preset

SDF2, SDF1: DFCT slice level Default value: 10  $(0.0313 \times V_{DD})$  RFDC input conversion

	SDF2	SDF1	Slice level
	0	0	0.0156 × Vdd
	0	1	0.0234  imes V dd
*	1	0	0.0313  imes Vdd
	1	1	$0.0391 \times V$ dd

\*: preset, VDD: supply voltage

MAX2, MAX1: DFCT maximum time (MCK = 128Fs) Default value: 00 (no timer limit)

	MAX2	MAX1	DFCT maximum time
*	0	0	No timer limit
	0	1	2.00ms
	1	0	2.36
	1	1	2.72

\*: preset

BTF: Bottom hold double-speed count-up mode for MIRR signal generation On/off (default: off) On when set to 1.

# D2V2, D2V1: Peak hold 2 for DFCT signal generation

Count-down speed setting

Default value: 01 (0.086 × VDD/ms, 44.1kHz)

[V/ms] unit items indicate RFDC input conversion; [kHz] unit items indicate the operating frequency of the internal counter.

	D2V2	D2V1	Count-dowr	n speed
	DZVZ	DZVI	[V/ms]	[kHz]
	0	0	$0.0431 \times V$ DD	22.05
*	0	1	$0.0861 \times V$ DD	44.1
	1	0	$0.172 \times V$ dd	88.2
	1	1	0.344  imes Vdd	176.4

\*: preset, VDD: supply voltage

D1V2, D1V1: Peak hold 1 for DFCT signal generation

Count-down speed setting

Default value: 01 (0.086 × Vpp/ms, 352.8kHz)

[V/ms] unit items indicate RFDC input conversion; [kHz] unit items indicate the operating frequency of the internal counter.

	D1V2	D2V1	Count-dowr	n speed		
	DIVZ	DZVI	[V/ms] [kHz]			
	0	0	$0.344 \times V_{DD}$	176.4		
*	0	1	$0.688 \times V$ dd	352.8		
	1	0	$1.38 \times V$ dd	705.6		
	1	1	2.75  imes Vdd	1411.2		

\*: preset, VDD: supply voltage

RINT: This initializes the initial-state registers of the circuits which generate MIRR, DFCT and FOK.

### \$3C (preset: \$3C 00 80)

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
coss	сотѕ	CETZ	CETF	COT2	COT1	MOT2	0	BTS1	BTS0	MRC1	MRC0	0	0	0	0

COSS, COTS: This selects the TZC signal used when generating the COUT signal.

Preset = HPTZC.

	COSS	COTS	TZC		
	1	_	STZC		
*	0	0	HPTZC		
	0	1	DTZC		

\*: preset, --: don't care

STZC is the TZC generated by sampling the TE signal at 700kHz. (when MCK = 128Fs) DTZC is the delayed phase STZC. (The delay time can be selected by D14 of \$36.) HPTZC is the fast phase TZC passed through a HPF with a cut-off frequency of 1kHz. See § 5-13.

CETZ: The input from the TE pin normally enters the TRK filter and is used to generate the TZC signal. However, the input from the CE pin can also be used. This function is for the center error servo.

When 0, the TZC signal is generated by using the signal input to the TE pin.

- When 1, the TZC signal is generated by using the signal input to the CE pin.
- CETF: When 0, the signal input to the TE pin is input to the TRK servo filter. When 1, the signal input to the CE pin is input to the TRK servo filter.

These commands output the TZC signal. COT2, COT1: This outputs the TZC signal from the COUT pin.

COT2	COT1	COUT pin output
1	_	STZC
0	1	HPTZC
0	0	COUT

\*: preset, —: don't care

MOT2: The STZC signal takes place of the MIRR signal. Concretely, the STZC signal is output from the MIRR pin. The STZC signal is also used to generate the COUT signal in stead of the MIRR signal.

These commands set the MIRR signal generation circuit.

\*

BTS1, BTS0: This sets the count-up speed for the bottom hold value of the MIRR generation circuit.

- The time per step is approximately 708ns (when MCK = 128Fs). The preset value is BTS1 = 1, BTS0 = 0 like the CXD2586R. This is valid only when BTF of \$3B is 0.
- MRC1, MRC0: This sets the minimum pulse width for masking the MIRR signal of the MIRR generation circuit. As noted in § 5-9, the MIRR signal is generated by comparing the waveform obtained by subtracting the bottom hold value from the peak hold value with the MIRR comparator level. Strictly speaking, however, for MIRR to become high, these levels must be compared continuously for a certain time. This sets that time. The preset value is MRC1 = 0, MRC0 = 0 like the CXD2586R.

	BTS1	BTS0	Number of count-up steps per cycle	MRC1	MRC0	Setting time
	0	0	1	0	0	5.669*
	0	1	2	0	1	11.338
*	1	0	4	1	0	22.675
	1	1	8	1	1	45.351

\*: preset (when MCK = 128Fs)

[µs]

### \$3D (preset: \$3D 00 00)

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
SFID	SFSK	THID	тнѕк	0	TLD2	TLD1	TLD0	0	0	0	0	0	0	0	0
SFID:		SLED servo filter input can be obtained not from SLD in Reg, but from M0D, which is the TRK filter second-stage output. When the low frequency component of the tracking error signal obtained from the RF amplifier is attenuated, the low frequency can be amplified and input to the SLD serve filter.													
SFSK:	is attenuated, the low frequency can be amplified and input to the SLD servo filter. Only during TRK servo gain up2 operation, coefficient K30 is used instead of K00. Normally, the DC gain between the TE input pin and M0D changes for TRK filter gain normal and gain up2, creating a difference in the DC level at M0D. In this case, the DC level of the signal transmitted to M00 can be kept uniform by adjusting the K30 value even during the above switching.														
THID:		TRK hold filter input can be obtained not from SLD in Reg, but from M0D, which is the TRK filter second-stage output. When signals other than the tracking error signal from the RF amplifier are input to the SE													
THSK:	<ul> <li>input pin, the signal transmitted from the TE pin can be obtained as the TRK hold filter input.</li> <li>Only during TRK servo gain up2 operation, coefficient K46 is used instead of K40. Normally the DC gain between the TE input pin and M0D changes for TRK filter gain normal and gai up2, creating a difference in the DC level at M0D. In this case, the DC level of the signat transmitted to M18 can be kept uniform by adjusting the K46 value even during the above switching.</li> </ul>														

- \* See "§ 5-20. Filter Composition" regarding the SFID, SFSK, THID and THSK commands.
- TLD0 to 2: This turns on and off SLD filter correction independently of the TRK filter. See \$38 (TLC0 to 2) and Fig. 5-3.

	TLC2	TLD2	Traverse cen	ter correction
	TLC2	TLDZ	TRK filter	SLD filter
*	0	—	OFF	OFF
	4	0	ON	ON
	I	1	ON	OFF


	TLC1	TLD1	Tracking zero level correction					
	TLUT	ILDI	TRK filter	SLD filter				
*	0		OFF	OFF				
	1	0	ON	ON				
	I	1	ON	OFF				

	TLC0	TLD0	VC level of	correction
	TLCO	TLDU	TRK filter	SLD filter
*	0		OFF	OFF
	4	0	ON	ON
	1	1	ON	OFF


\*: preset, —: don't care

## • Input coefficient sign inversion when SFID = 1 and THID = 1

The preset coefficients for the TRK filter are negative for input and positive for output. With this, the CXD3068Q outputs the servo drives which have the reversed phase to the error inputs..



When SFID = 1, the TRK filter negative input coefficient is applied to the SLD filter, so invert the SLD input coefficient (K00) sign. (For example, inverting the sign for coefficient K00: E0Hex results in 20Hex.) For the same reason, when THID = 1, invert the TRK hold input coefficient (K40) sign.



<sup>\*</sup> for TRK servo gain normal See "§ 5-20. Filter Composition".

# \$3E (preset: \$3E 00 00)

D15 D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
F1NM F1DM F	-3NM	F3DM	T1NM	T1UM	тзим	тзим	DFIS	TLCD	0	LKIN	COIN	MDFI	MIRI	XT1D
F1NM, F1DM:	On w F1NI F1DI	vhen 1 M: Gai M: Gai	; defau in norn in dow	ult when nal n	n 0.			) filter fi		-				
T1NM, T1UM:	On w T1NI	vhen 1	; defau in norn	ult whe			K servo	o filter fi	irst-sta	ige				
F3NM, F3DM:	<ul> <li>BDM: Quasi double accuracy setting for FCS servo filter third-stage</li> <li>On when 1; default when 0.</li> <li>Generally, the advance amount of the phase becomes large by partially setting the FCS servo third-stage filter which is used as the phase compensation filter to double accuracy.</li> <li>F3NM: Gain normal</li> <li>F3DM: Gain down</li> </ul>													
T3NM, T3UM:														
Note) Filter firs See "§ 5												louble	accura	су.
DFIS:	0: M	05 (Da	ata RA		ess 05	node s ); defau )		n						
TLCD:	This	comm	and m		ne TLC		nand s	et by D	2 of \$3	38 only	when	FOK is	low.	
LKIN:	Whe	n 0, th	ie inter	nally g	enerate			al is ou						
COIN:	Whe	n 0, th	e inter	nally g	enerate	ed COL	JT sign	an exte al is ou an exte	itput to	the C	OUT pi	n. (defa	ault)	
The MIRR, DF MDFI:	Whe Whe	n 0, th n 1, th	ie MIR ne MIR	R, DFC	CT and	FOK s	ignals a	are gen	erated	d intern			urce th	rough the
MIRI:	Whe	n 0, th	e MIR	R signa	al is ge			ally. (d an exte			nrough	the MI	RR pin	
	MD	FI N	/IRI											
*	0		0	MIRR	, DFC	F and F	OK are	e all gei	nerate	d interr	nally.			
	0		1					n exterr						
	1		—	MIRR	, DFC	and F	OK are	e all inp	ut fror					
XT1D:	Wher	n XT1	D = 1	I, the	input	to the	servo	maste	r cloc		*: pres			are ividing its

T1D: When XT1D = 1, the input to the servo master clock can be used without dividing its frequency. This command takes precedence over the XTSL pin, XT2D and XT4D. See the description of \$3F for XT2D and XT4D.

#### \$3F (preset: \$3F 00 00)

\*

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	AGG4	XT4D	XT2D	0	DRR2	DRR1	DRR0	0	ASFG	FTQ	1	0	0	AGHF	ASOT

AGG4:

This varies the amplitude of the internally generated sine wave using the AGGF and AGGT commands during AGC. When AGG4 = 0, the default is used. When AGG4 = 1, the setting is as shown in the table below.

			Sine wave	amplitude			
AGG4	AGGF	AGGT	FE input conversion	TE input conversion			
	0	_	$1/36 \times V$ DD/2	—			
0	1	—	$1/16 \times V$ DD/2	—			
0		0	_	$1/16 \times V$ DD/2			
		1		1/8  imes V dd/2			
	0	0	$1/64 \times V$ DD/2				
1	0	1	1/32 × Vdd/2				
1 -	1	0	1/16 ×	Vdd/2			
	1	1	1/8 ×	Vdd/2			

See \$37 for AGGF and AGGT. The presets are AGG4 = 0, AGGF = 1 and AGGT = 1.

\*: preset, --: don't care

XT4D, XT2D: MCK (digital servo master clock) frequency division setting This command forcibly sets the frequency division ratio to 1/4, 1/2 or 1/1 when MCK is generated. See the description of \$3E for XT1D. Also, see the decription of "§5-2. Digital Servo Block Master Clock (MCK)".

	XT1D	XT2D	XT4D	Frequency division ratio
<	0	0	0	According to XTSL
	1	_	_	1/1
	0	1	_	1/2
	0	0	1	1/4

\*: preset, --: don't care

DRR2 to DRR0: Partially clears the Data RAM values (0 write). The following values are cleared when 1 (on) respectively; default = 0DRR2: M08, M09, M0A DRR1: M00, M01, M02 DRR0: M00, M01, M02 only when LOCK = low Note) Set DRR1 and DRR0 on for 50µs or more. ASFG: When vibration detection is performed during anti-shock circuit operation, the FCS servo filter is forcibly set to gain normal status. On when 1; default when 0 FTQ: The slope of the output during focus search is 1/4 of the conventional output slope. On when 1; default when 0. AGHF: This halves the frequency of the internally generated sine wave during AGC. ASOT: The anti-shock signal, which is internally detected, is output from the ATSK pin. Output when set to 1: default = 0Vibration detection when a high signal is output for the anti-shock signal output.

### \$3F8 (preset: \$3F8800)

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1	0	0	0	SYG3	SYG2	SYG1	SYG0	FIFZB3	FIFZB2	FIFZB1	FIFZB0	FIFZA3	FIFZA2	FIFZA1	FIFZA0

SYG3 to SYG0: These simultaneously set the focus drive, tracking drive and sled drive output gains. See the \$CX commands for the spindle drive output gain setting.

	SYG3	SYG2	SYG1	SYG0	GAIN
	0	0	0	0	0 (–∞dB)
	0	0	0	1	0.125 (–18.1dB)
	0	0	1	0	0.250 (–12.0dB)
	0	0	1	1	0.375 (-8.5dB)
	0	1	0	0	0.500 (-6.0dB)
	0	1	0	1	0.625 (–4.1dB)
	0	1	1	0	0.750 (–2.5dB)
	0	1	1	1	0.875 (–1.2dB)
*	1	0	0	0	1.000 (0.0dB)
	1	0	0	1	1.125 (+1.0dB)
	1	0	1	0	1.250 (+1.9dB)
	1	0	1	1	1.375 (+2.8dB)
	1	1	0	0	1.500 (+3.5dB)
	1	1	0	1	1.625 (+4.2dB)
	1	1	1	0	1.750 (+4.9dB)
	1	1	1	1	1.875 (+5.5dB)

\*: preset

FIFZB3 to FIFZB0:

This sets the slice level at which FZC changes from high to low.

FIFZA3 to FIFZA0:


This sets the slice level at which FZC changes from low to high.

The FIFZB3 to FIFZB0 and FIFZA3 to FIFZA0 setting values are valid only when \$3A FIFZC is 1. Set so that the FIFZB3 to FIFZB0  $\leq$  FIFZA3 to FIFZA0.

Hysteresis can be added to the slice level by setting FIFZB3 to FIFZB0 < FIFZA3 to FIFZA0.

FZC slice level = 
$$\frac{\text{FIFZB3 to FIFZB0 or FIFZA3 to FIFZA0 setting value}}{32} \times 0.5 \times \text{Vdd} [V]$$

### **Description of Data Readout**



Waveforms can be monitored with an oscilloscope using a serial input-type D/A converter as shown above.

# § 5-19. List of Servo Filter Coefficients


# <Coefficient Preset Value Table (1)>

ADDRESS	DATA	CONTENTS
K00	E0	SLED INPUT GAIN
K01	81	SLED LOW BOOST FILTER A-H
K02	23	SLED LOW BOOST FILTER A-L
K03	7F	SLED LOW BOOST FILTER B-H
K04	6A	SLED LOW BOOST FILTER B-L
K05	10	SLED OUTPUT GAIN
K06	14	FOCUS INPUT GAIN
K07	30	SLED AUTO GAIN
K08	7F	FOCUS HIGH CUT FILTER A
K09	46	FOCUS HIGH CUT FILTER B
K0A	81	FOCUS LOW BOOST FILTER A-H
K0B	1C	FOCUS LOW BOOST FILTER A-L
K0C	7F	FOCUS LOW BOOST FILTER B-H
K0D	58	FOCUS LOW BOOST FILTER B-L
K0E	82 75	FOCUS PHASE COMPENSATE FILTER A FOCUS DEFECT HOLD GAIN
K0F	7F	
K10	4E	FOCUS PHASE COMPENSATE FILTER B
K11	32	FOCUS OUTPUT GAIN
K12	20	ANTI SHOCK INPUT GAIN
K13	30	FOCUS AUTO GAIN
K14	80	HPTZC / Auto Gain HIGH PASS FILTER A
K15	77	HPTZC / Auto Gain HIGH PASS FILTER B
K16	80	ANTI SHOCK HIGH PASS FILTER A
K17	77	HPTZC / Auto Gain LOW PASS FILTER B
K18	00	
K19	F1	
K1A K1B	7F 3B	TRACKING HIGH CUT FILTER A TRACKING HIGH CUT FILTER B
KID KIC	зь 81	TRACKING HIGH COT FILTER B TRACKING LOW BOOST FILTER A-H
K1C K1D	44	TRACKING LOW BOOST FILTER A-L
K1E	7F	TRACKING LOW BOOST FILTER B-H
K1F	5E	TRACKING LOW BOOST FILTER B-L
K20	82	TRACKING PHASE COMPENSATE FILTER A
K21	44	TRACKING PHASE COMPENSATE FILTER B
K22 K23	18 30	TRACKING OUTPUT GAIN TRACKING AUTO GAIN
K23 K24	30 7F	FOCUS GAIN DOWN HIGH CUT FILTER A
K24 K25	7F 46	FOCUS GAIN DOWN HIGH CUT FILTER A
K25 K26	46 81	FOCUS GAIN DOWN HIGH CUT FILTER B
K20	3A	FOCUS GAIN DOWN LOW BOOST FILTER A-L
K28	7F	FOCUS GAIN DOWN LOW BOOST FILTER B-H
K20	66	FOCUS GAIN DOWN LOW BOOST FILTER B-L
K2A	82	FOCUS GAIN DOWN PHASE COMPENSATE FILTER A
K2B	44	FOCUS GAIN DOWN DEFECT HOLD GAIN
K2C	4E	FOCUS GAIN DOWN PHASE COMPENSATE FILTER B
K2D	1B	FOCUS GAIN DOWN OUTPUT GAIN
K2E	00	Not used
K2F	00	Not used
· -= -		1

 $^{\ast}$  Fix indicates that normal preset values should be used.

# <Coefficient Preset Value Table (2)>

ADDRESS	DATA	CONTENTS
K30	80	SLED INPUT GAIN (Only when TRK Gain Up2 is accessed with SFSK = 1.)
K31	66	ANTI SHOCK LOW PASS FILTER B
K32	00	Not used
K33	7F	ANTI SHOCK HIGH PASS FILTER B-H
K34	6E	ANTI SHOCK HIGH PASS FILTER B-L
K35	20	ANTI SHOCK FILTER COMPARATE GAIN
K36	7F	TRACKING GAIN UP2 HIGH CUT FILTER A
K37	3B	TRACKING GAIN UP2 HIGH CUT FILTER B
K38	80	TRACKING GAIN UP2 LOW BOOST FILTER A-H
K39	44	TRACKING GAIN UP2 LOW BOOST FILTER A-L
K3A	7F	TRACKING GAIN UP2 LOW BOOST FILTER B-H
K3B	77	TRACKING GAIN UP2 LOW BOOST FILTER B-L
K3C	86	TRACKING GAIN UP PHASE COMPENSATE FILTER A
K3D	0D	TRACKING GAIN UP PHASE COMPENSATE FILTER B
K3E	57	TRACKING GAIN UP OUTPUT GAIN
K3F	00	Not used
K40	04	TRACKING HOLD FILTER INPUT GAIN
K41	7F	TRACKING HOLD FILTER A-H
K42	7F	TRACKING HOLD FILTER A-L
K43	79	TRACKING HOLD FILTER B-H
K44	17	TRACKING HOLD FILTER B-L
K45	6D	TRACKING HOLD FILTER OUTPUT GAIN
K46	00	TRACKING HOLD FILTER INPUT GAIN
		(Only when TRK Gain Up2 is accessed with THSK = 1.)
K47	00	Not used
K48	02	FOCUS HOLD FILTER INPUT GAIN
K49	7F	FOCUS HOLD FILTER A-H
K4A	7F	FOCUS HOLD FILTER A-L
K4B	79	FOCUS HOLD FILTER B-H
K4C	17	FOCUS HOLD FILTER B-L
K4D	54	FOCUS HOLD FILTER OUTPUT GAIN
K4E	00	Not used
K4F	00	Not used







PWM


FCS SRCH

Z-1


N-1








## SLD Servo fs = 345Hz




Note) Set the MSB bit of the K02 and K04 coefficients to 0.

# HPTZC/Auto Gain fs = 88.2kHz




### Anti Shock fs = 88.2kHz




Note) Set the MSB bit of the K34 coefficient to 0. The comparator level is 1/16 the maximum amplitude of the comparator input.

#### AVRG fs = 88.2kHz




## TRK Hold fs = 345Hz



Note) Set the MSB bit of the K42 and K44 coefficients to 0.


### FCS Hold fs = 345Hz




Note) Set the MSB bit of the K4A and K4C coefficients to 0.

– 131 –


# § 5-21. TRACKING and FOCUS Frequency Response



When using the preset coefficients with the boost function off.



When using the preset coefficients with the boost function off.



– 133 –

Package Outline Unit: mm

+ 0.35 1.5 – 0.15 + 0.1 0.127 - 0.05 □ 16.0 ± 0.4 + 0.4 0.1 60 41 61 **НЕНЕНЕНЕНЕНЕНЕНЕНЕ** 80 (15.0) + 0.15 0.1 – 0.1 <u>₿₿₽₽₽₽₽₽₽₽₽₽₽₽₽₽₽₽₽</u> 1 20 + 0.15 0.3 - 0.1  $0.5 \pm 0.2$ 0.65 ⊕ ± 0.12 M 0° to 10°

- 134 -

80PIN QFP (PLASTIC)

PACKAGE STRUCTURE
-------------------

SONY CODE	QFP-80P-L03
EIAJ CODE	LQFP080-P-1414
JEDEC CODE	

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	42/COPPER ALLOY
PACKAGE MASS	0.6g