

# M66320P/FP

## 12-BIT SHIFT REGISTER WITH OUTPUT LATCH

### DESCRIPTION

The M66320P/FP is an integrated circuit for a 12-bit serial-in parallel-out shift register with an output latch. The device can be used as a pre-driver to drive a printer head. Each output pin is capable of driving two LSTTLs.

Use of CMOS design allows the M66320P/FP to reduced power dissipation considerably compared to bipolar or Bi-CMOS products.

The M66320 can also be used as a serial-to-parallel data converter or for microcomputer peripheral equipment.


### FEATURES

- Low power dissipation 100 $\mu$ W/package maximum ( $V_{CC}=5V$ ,  $T_a=25^\circ C$ , when input is open)
- Schmitt input (CK,  $\overline{LE}$ )
- Wide operating temperature range  $T_a=-40\sim 85^\circ C$


### APPLICATION

Pre-driver for printer head pins.

### PIN CONFIGURATION (TOP VIEW)



### LOGIC DIAGRAM



12-BIT SHIFT REGISTER WITH OUTPUT LATCH

FUNCTION

Use of a silicon-gate CMOS process allows the M66320 to maintain low power dissipation and high noise margin characteristics.

Each bit of the shift register consists of a shift flip-flop and a latch connected to the output. Shift operation takes place when the clock input changes from low-to high-level. The serial data input S-IN is the data input of the first-stage shift register, and the data S-IN shifts the shift register when CK is applied. When the S-IN is high-level, the high-level data shifts and, when the S-IN is low-level, the low-level data shifts.

The inverted data of the shift register is output to  $\overline{Q_1} \sim \overline{Q_{12}}$ . If the latch enable input LE is set to low-level, the contents of the shift register are latched. To expand the number of bits, use the serial data output SQ<sub>12</sub> to which the content of the 12th-bit shift register is output. If the output enable input OE is set to high-level,  $\overline{Q_1} \sim \overline{Q_{12}}$  becomes high-level. In this case, the content of the 12th-bit shift register is output to SQ<sub>12</sub>. The shift operation is not affected even if the OE changes.

FUNCTION TABLE (Note 1)

| Inputs |    |      |    | Parallel outputs   |                    |                    |                    |                    |                    |                    |                    |                    |                       |                       |                       | Serial output SQ <sub>12</sub> |
|--------|----|------|----|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|-----------------------|-----------------------|-----------------------|--------------------------------|
| CK     | LE | S-IN | OE | $\overline{Q_1}$   | $\overline{Q_2}$   | $\overline{Q_3}$   | $\overline{Q_4}$   | $\overline{Q_5}$   | $\overline{Q_6}$   | $\overline{Q_7}$   | $\overline{Q_8}$   | $\overline{Q_9}$   | $\overline{Q_{10}}$   | $\overline{Q_{11}}$   | $\overline{Q_{12}}$   | q <sub>11</sub>                |
| ↑      | H  | H    | L  | L                  | $\overline{Q_1^0}$ | $\overline{Q_2^0}$ | $\overline{Q_3^0}$ | $\overline{Q_4^0}$ | $\overline{Q_5^0}$ | $\overline{Q_6^0}$ | $\overline{Q_7^0}$ | $\overline{Q_8^0}$ | $\overline{Q_9^0}$    | $\overline{Q_{10}^0}$ | $\overline{Q_{11}^0}$ | q <sub>11</sub> <sup>0</sup>   |
| ↑      | H  | L    | L  | H                  | $\overline{Q_1^0}$ | $\overline{Q_2^0}$ | $\overline{Q_3^0}$ | $\overline{Q_4^0}$ | $\overline{Q_5^0}$ | $\overline{Q_6^0}$ | $\overline{Q_7^0}$ | $\overline{Q_8^0}$ | $\overline{Q_9^0}$    | $\overline{Q_{10}^0}$ | $\overline{Q_{11}^0}$ | q <sub>11</sub> <sup>0</sup>   |
| X      | L  | X    | L  | $\overline{Q_1^0}$ | $\overline{Q_2^0}$ | $\overline{Q_3^0}$ | $\overline{Q_4^0}$ | $\overline{Q_5^0}$ | $\overline{Q_6^0}$ | $\overline{Q_7^0}$ | $\overline{Q_8^0}$ | $\overline{Q_9^0}$ | $\overline{Q_{10}^0}$ | $\overline{Q_{11}^0}$ | $\overline{Q_{12}^0}$ | q <sub>12</sub>                |
| X      | X  | X    | H  | H                  | H                  | H                  | H                  | H                  | H                  | H                  | H                  | H                  | H                     | H                     | H                     | q <sub>12</sub>                |

Note 1 : ↑ : Change from low-to high-level  
 $\overline{Q}^0$  : Output state  $\overline{Q}$  before clock input changed  
 X : Irrelevant  
 q<sup>0</sup> : The content of shift register before clock changed  
 q : The content of shift register

ABSOLUTE MAXIMUM RATINGS (T<sub>a</sub> = -40~+85°C, unless otherwise noted)

| Symbol           | Parameter  | Conditions  | Ratings                   | Unit |
|------------------|--|---|---------------------------|------|
| V <sub>CC</sub>  | Supply voltage   |   | -0.5~+7.0                 | V    |
| V <sub>I</sub>   | Input voltage  |   | -0.5~V <sub>CC</sub> +0.5 | V    |
| V <sub>O</sub>   | Output voltage   |   | -0.5~V <sub>CC</sub> +0.5 | V    |
| I <sub>IK</sub>  | Input protection diode current                                     | V <sub>I</sub> < 0V<br>V <sub>I</sub> > V <sub>CC</sub> | -20<br>20                 | mA   |
| I <sub>OK</sub>  | Output parasitic diode current                                     | V <sub>O</sub> < 0V<br>V <sub>O</sub> > V <sub>CC</sub> | -20<br>20                 | mA   |
| I <sub>O</sub>   | Output current<br>$\overline{Q_1} \sim \overline{Q_{12}}, SQ_{12}$ |   | ±3                        | mA   |
| I <sub>CC</sub>  | Supply/GND current   | V <sub>CC</sub> , GND                                   | ±20                       | mA   |
| P <sub>d</sub>   | Power dissipation  | (Note 2)  | 500                       | mW   |
| T <sub>stg</sub> | Storage temperature range  |   | -65~+150                  | °C   |

Note 2 : For M66320FP, a derating of 7mW/°C should be made when T<sub>a</sub> ≥ 75°C

RECOMMENDED OPERATING CONDITIONS (T<sub>a</sub> = -40~+85°C)

| Symbol                          | Parameter                              | Limits |     |                 | Unit |
|---------------------------------|--|--------|-----|-----------------|------|
|                                 |  | Min    | Typ | Max             |      |
| V <sub>CC</sub>                 | Supply voltage                         | 4.5    | 5   | 5.5             | V    |
| V <sub>I</sub>                  | Input voltage                          | 0      |     | V <sub>CC</sub> | V    |
| V <sub>O</sub>                  | Output voltage                         | 0      |     | V <sub>CC</sub> | V    |
| T <sub>opr</sub>                | Operating temperature range            | -40    |     | +85             | °C   |
| t <sub>r</sub> , t <sub>f</sub> | Input rise time, fall time<br>S-IN, OE | 0      |     | 500             | ns   |



12-BIT SHIFT REGISTER WITH OUTPUT LATCH

ELECTRICAL CHARACTERISTICS (V<sub>CC</sub>=4.5V~5.5V, unless otherwise noted)

| Symbol          | Parameter   | Test conditions   | Limits  |                             |                      |                             |                      | Unit |
|-----------------|---|---|---|-----------------------------|----------------------|-----------------------------|----------------------|------|
|                 |   |   | T <sub>a</sub> =25°C                              |                             |                      | T <sub>a</sub> =-40~+85°C   |                      |      |
|                 |   |   | Min   | Typ                         | Max                  | Min                         | Max                  |      |
| V <sub>IH</sub> | High-level input voltage<br>S-IN, OE  | V <sub>O</sub> =0.1V, V <sub>CC</sub> =0.1V<br> I <sub>O</sub>   = 20μA                                   | 0.70×V <sub>CC</sub>                              |                             |                      | 0.70×V <sub>CC</sub>        |                      | V    |
| V <sub>IL</sub> | Low-level input voltage<br>S-IN, OE   | V <sub>O</sub> =0.1V, V <sub>CC</sub> =0.1V<br> I <sub>O</sub>   = 20μA                                   |   |                             | 0.30×V <sub>CC</sub> |                             | 0.30×V <sub>CC</sub> | V    |
| V <sub>T+</sub> | Positive threshold voltage<br>CK, LE  | V <sub>O</sub> =0.1V, V <sub>CC</sub> =0.1V<br> I <sub>O</sub>   = 20μA                                   | 0.35×V <sub>CC</sub>                              |                             | 0.8×V <sub>CC</sub>  | 0.35×V <sub>CC</sub>        | 0.8×V <sub>CC</sub>  | V    |
| V <sub>T-</sub> | Negative threshold voltage<br>CK, LE  | V <sub>O</sub> =0.1V, V <sub>CC</sub> =0.1V<br> I <sub>O</sub>   = 20μA                                   | 0.2×V <sub>CC</sub>                               |                             | 0.65×V <sub>CC</sub> | 0.2×V <sub>CC</sub>         | 0.65×V <sub>CC</sub> | V    |
| V <sub>OH</sub> | High-level output voltage<br>Q <sub>1</sub> ~Q <sub>12</sub> , SQ <sub>12</sub> | V <sub>I</sub> =V <sub>T+</sub> , V <sub>T-</sub><br>V <sub>CC</sub> =4.5V                                | I <sub>OH</sub> =-20μA<br>I <sub>OH</sub> =-1.0mA | V <sub>CC</sub> -0.1<br>4.1 |                      | V <sub>CC</sub> -0.1<br>4.0 |                      | V    |
| V <sub>OL</sub> | Low-level output voltage<br>Q <sub>1</sub> ~Q <sub>12</sub> , SQ <sub>12</sub>  | V <sub>I</sub> =V <sub>T+</sub> , V <sub>T-</sub><br>V <sub>CC</sub> =4.5V                                | I <sub>OL</sub> =20μA<br>I <sub>OL</sub> =1.0mA   |                             | 0.1<br>0.4           |                             | 0.1<br>0.5           | V    |
| I <sub>CC</sub> | Static supply current   | When input is open, V <sub>CC</sub> =5.5V<br>V <sub>I</sub> =V <sub>CC</sub> , GND, V <sub>CC</sub> =5.5V |   |                             | 20.0                 |                             | 200.0                | μA   |
|                 |   |   |   |                             | 1.5                  |                             | 2.2                  | mA   |


SWITCHING CHARACTERISTICS (V<sub>CC</sub>=5V)

| Symbol           | Parameter   | Test conditions                  | Limits               |     |     |                           |     | Unit |
|------------------|---|----------------------------------|----------------------|-----|-----|---------------------------|-----|------|
|                  |   |                                  | T <sub>a</sub> =25°C |     |     | T <sub>a</sub> =-40~+85°C |     |      |
|                  |   |                                  | Min                  | Typ | Max | Min                       | Max |      |
| f <sub>max</sub> | Maximum repetitive frequency  |                                  | 3                    |     |     | 2.5                       |     | MHz  |
| t <sub>PLH</sub> | Low-to high-level and high-to low-level<br>output propagation time from CK to SQ <sub>12</sub>                | C <sub>L</sub> =15pF<br>(Note 3) |                      |     | 300 |                           | 400 | ns   |
| t <sub>PHL</sub> | output propagation time from CK to Q <sub>1</sub> ~Q <sub>12</sub>  |                                  |                      |     | 300 |                           | 400 | ns   |
| t <sub>PLH</sub> | Low-to high-level and high-to low-level<br>output propagation time from CK to Q <sub>1</sub> ~Q <sub>12</sub> |                                  |                      |     | 300 |                           | 400 | ns   |
| t <sub>PHL</sub> | output propagation time from OE to Q <sub>1</sub> ~Q <sub>12</sub>  |                                  |                      |     | 300 |                           | 400 | ns   |
| t <sub>PLH</sub> | Low-to high-level and high-to low-level<br>output propagation time from OE to Q <sub>1</sub> ~Q <sub>12</sub> |                                  |                      |     | 300 |                           | 400 | ns   |
| t <sub>PHL</sub> | output propagation time from LE to Q <sub>1</sub> ~Q <sub>12</sub>  |                                  |                      |     | 300 |                           | 400 | ns   |
| t <sub>PLH</sub> | Low-to high-level and high-to low-level<br>output propagation time from LE to Q <sub>1</sub> ~Q <sub>12</sub> |                                  |                      |     | 300 |                           | 400 | ns   |
| t <sub>PHL</sub> | output propagation time from LE to Q <sub>1</sub> ~Q <sub>12</sub>  |                                  |                      |     | 300 |                           | 400 | ns   |

TIMING REQUIREMENTS (V<sub>CC</sub>=5V)

| Symbol          | Parameter                          | Test conditions | Limits               |     |     |                           |     | Unit |
|-----------------|------------------------------------|-----------------|----------------------|-----|-----|---------------------------|-----|------|
|                 |                                    |                 | T <sub>a</sub> =25°C |     |     | T <sub>a</sub> =-40~+85°C |     |      |
|                 |                                    |                 | Min                  | Typ | Max | Min                       | Max |      |
| t <sub>w</sub>  | CK pulse width                     |                 | 160                  |     |     | 200                       |     | ns   |
| t <sub>SU</sub> | S-IN setup time with respect to CK |                 | 80                   |     |     | 100                       |     | ns   |
| t <sub>H</sub>  | S-IN hold time with respect to CK  |                 | 80                   |     |     | 100                       |     | ns   |

Note 3 : Test circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%) : t<sub>r</sub>=6ns, t<sub>f</sub>=6ns
- (2) The capacitance C<sub>L</sub> includes stray wiring capacitance and the probe input capacitance.

**12-BIT SHIFT REGISTER WITH OUTPUT LATCH**

**TIMING DIAGRAM**

