

MITSUBISHI LSIs

M5M44800CJ,TP-5,-6,-7, -5S,-6S,-7S

FAST PAGE MODE 4194304-BIT (524288-WORD BY 8-BIT) DYNAMIC RAM

DESCRIPTION

This is a family of 524288-word by 8-bit dynamic RAMs, fabricated with the high performance CMOS process, and is ideal for large-capacity memory systems where high speed, low power dissipation, and low costs are essential.

The use of double-layer metalization process technology and a single-transistor dynamic storage stacked capacitor cell provide high circuit density at reduced costs. Multiplexed address inputs permit both a reduction in pins and an increase in system densities. Self or extended refresh current is low enough for battery back-up application.

FEATURES

Type name	RAS access time (max.ns)	CAS access time (max.ns)	Address access time (max.ns)	OE access time (max.ns)	Cycle time (min.ns)	Power dissipation (typ.mW)
M5M44800CXX-5, -5S	50	13	25	13	90	450
M5M44800CXX-6, -6S	60	15	30	15	110	375
M5M44800CXX-7, -7S	70	20	35	20	130	325

XX=J,TP

- Standard 28pin SOJ, 28pin TSOP (II)
- Single 5V±10% supply
- Low stand-by power dissipation
 - CMOS Input level ----- 5.5mW (Max)
 - CMOS Input level ----- 550μW (Max) *
- Operating power dissipation
 - M5M44800Cxx-5, -5S ----- 495mW (Max)
 - M5M44800Cxx-6, -6S ----- 413mW (Max)
 - M5M44800Cxx-7, -7S ----- 358mW (Max)
- Self refresh capability *
 - Self refresh current ----- 150μA(Max)
- Extended refresh capability
 - Extended refresh current ----- 150μA(Max)
- Fast page mode(1024-column random access), Read-modify-write, RAS-only refresh, CAS before RAS refresh, Hidden refresh capabilities.
- Early-write mode, CAS and OE to control output buffer impedance
- 1024 refresh cycles every 16.4ms (A0 ~A9)
- 1024 refresh cycles every 128ms (A0 ~A9) *
- * :Applicable to self refresh version (M5M44800CJ,TP-5S,-6S,-7S :option) only


APPLICATION

Microcomputer memory, Refresh memory for CRT


PIN DESCRIPTION

Pin name	Function
A0~A9	Address inputs
DQ1~DQ8	Data inputs/outputs
RAS	Row address strobe input
CAS	Column address strobe input
W	Write control input
OE	Output enable input
Vcc	Power supply (+5V)
Vss	Ground (0V)

PIN CONFIGURATION (TOP VIEW)



Outline 28P0K(400mil SOJ)



Outline 28P3Y-H(400mil TSOP Normal Bend)

NC:NO CONNECTION

FAST PAGE MODE 4194304-BIT (524288-WORD BY 8-BIT) DYNAMIC RAM**FUNCTION**


In addition to normal read, write, and read-modify-write operations the M5M44800CJ, TP provides a number of other functions, e.g.,

fast page mode, $\overline{\text{RAS}}$ -only refresh, and delayed-write. The input conditions for each are shown in Table 1.

Table 1 Input conditions for each mode

Operation	Inputs						Input/Output		Refresh	Remark
	RAS	CAS	W	$\overline{\text{OE}}$	Row address	Column address	Input	Output		
Read	ACT	ACT	NAC	ACT	APD	APD	OPN	VLD	YES	Fast page mode identical
Write (Early write)	ACT	ACT	ACT	DNC	APD	APD	VLD	OPN	YES	
Write (Delayed write)	ACT	ACT	ACT	DNC	APD	APD	VLD	IVD	YES	
Read-modify-write	ACT	ACT	ACT	ACT	APD	APD	VLD	VLD	YES	
$\overline{\text{RAS}}$ only refresh	ACT	NAC	DNC	DNC	APD	DNC	DNC	OPN	YES	
Hidden refresh	ACT	ACT	DNC	ACT	DNC	DNC	OPN	VLD	YES	
CAS before RAS (Extended *) refresh	ACT	ACT	DNC	DNC	DNC	DNC	DNC	OPN	YES	
Self refresh *	ACT	ACT	DNC	DNC	DNC	DNC	DNC	OPN	YES	
Stand-by	NAC	DNC	DNC	DNC	DNC	DNC	DNC	OPN	NO	

Note : ACT : active, NAC : nonactive, DNC : don't care, VLD : valid, IVD : invalid, APD : applied, OPN : open

BLOCK DIAGRAM

FAST PAGE MODE 4194304-BIT (524288-WORD BY 8-BIT) DYNAMIC RAM**ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage	With respect to Vss	-1~7	V
VI	Input voltage		-1~7	V
VO	Output voltage		-1~7	V
Io	Output current		50	mA
Pd	Power dissipation	Ta=25°C	1000	mW
Topr	Operating temperature		0~70	°C
Tstg	Storage temperature		-65~150	°C

RECOMMENDED OPERATING CONDITIONS (Ta=0~70°C, unless otherwise noted) (Note 1)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
Vcc	Supply voltage	4.5	5.0	5.5	V
Vss	Supply voltage	0	0	0	V
VIH	High-level input voltage, all inputs	2.4		6.0	V
VIL	Low-level input voltage, all inputs	-0.5 **		0.8	V

Note 1 : All voltage values are with respect to Vss.

** : VIL(min) is -2.0V when pulse width is less than 25ns. (Pulse width is with respect to Vss.)

ELECTRICAL CHARACTERISTICS (Ta=0~70°C, Vcc=5V±10%, Vss=0V, unless otherwise noted) (Note 2)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
VOH	High-level output voltage	IOH=-5mA	2.4		Vcc	V
VOL	Low-level output voltage	IOL=4.2mA	0		0.4	V
Ioz	Off-state output current	Q floating, 0V VOUT 5.5V	-10		10	μA
II	Input current	0V VIN +6.0V, Other inputs pins=0V	-10		10	μA
Icc1 (AV)	Average supply current from Vcc, operating (Note 3,4,5)	M5M44800C-5,-5S M5M44800C-6,-6S M5M44800C-7,-7S	RAS, CAS cycling tRC=tWC=min. output open		90 75 65	mA
Icc2	Supply current from Vcc, stand-by (Note 6)		RAS=CAS=VIH, output open RAS=CAS Vcc -0.5V output open		2 1.0 0.1 *	mA
Icc3 (AV)	Average supply current from Vcc, RAS only refresh mode (Note 3,5)	M5M44800C-5,-5S M5M44800C-6,-6S M5M44800C-7,-7S	RAS cycling, CAS=VIH tRC=min. output open		90 75 65	mA
Icc4(AV)	Average supply current from Vcc, Fast Page Mode (Note 3,4,5)	M5M44800C-5,-5S M5M44800C-6,-6S M5M44800C-7,-7S	RAS=VIL, CAS cycling tPC=min. output open		90 75 65	mA
Icc6(AV)	Average supply current from Vcc, CAS before RAS refresh mode (Note 3,5)	M5M44800C-5,-5S M5M44800C-6,-6S M5M44800C-7,-7S	CAS before RAS refresh cycling tRC=min. output open		80 65 55	mA
Icc8(AV) *	Average supply current from Vcc, Extended-Refresh mode (Note 6)		RAS cycling CAS 0.2V or CAS before RAS refresh cycling RAS 0.2V or Vcc-0.2V CAS 0.2V or Vcc-0.2V W 0.2V or Vcc-0.2V OE 0.2V or Vcc-0.2V Ao~A9 0.2V or Vcc-0.2V, DQ=open tRC=125μs, tRAS=tRASmin~1μs		150	μA
Icc9(AV) *	Average supply current from Vcc, Self-Refresh mode (Note 6)		RAS=CAS 0.2V output open		150	μA

Note 2: Current flowing into an IC is positive, out is negative.

3: ICC1 (AV), ICC3 (AV), ICC4 (AV) and ICC6 (AV) are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.

4: ICC1 (AV) and ICC4 (AV) are dependent on output loading. Specified values are obtained with the output open.

5: Column address can be changed once or less while RAS=VIL and CAS=VIH

FAST PAGE MODE 4194304-BIT (524288-WORD BY 8-BIT) DYNAMIC RAM**CAPACITANCE** ($T_a=0\text{--}70^\circ\text{C}$, $V_{cc}=5\text{V}\pm10\%$, $V_{ss}=0\text{V}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
Cl (A)	Input capacitance, address inputs	$V_i=V_{ss}$ $f=1\text{MHz}$ $V_i=25\text{mVrms}$			5	pF
Cl (CLK)	Input capacitance, clock inputs				7	pF
Cl / O	Input/Output capacitance, data ports				7	pF

SWITCHING CHARACTERISTICS ($T_a=0\text{--}70^\circ\text{C}$, $V_{cc}=5\text{V}\pm10\%$, $V_{ss}=0\text{V}$, unless otherwise noted, see notes 6,13,14)

Symbol	Parameter	Limits						Unit	
		M5M44800C-5,-5S		M5M44800C-6,-6S		M5M44800C-7,-7S			
		Min	Max	Min	Max	Min	Max		
tcAC	Access time from $\overline{\text{CAS}}$ (Note 7,8)		13		15		20	ns	
trAC	Access time from $\overline{\text{RAS}}$ (Note 7,9)		50		60		70	ns	
tAA	Column address access time (Note 7,10)		25		30		35	ns	
tcpA	Access time from $\overline{\text{CAS}}$ precharge (Note 7,11)		30		35		40	ns	
toEA	Access time from $\overline{\text{OE}}$ (Note 7)		13		15		20	ns	
tCLZ	Output low impedance time from $\overline{\text{CAS}}$ low (Note 7)	5		5		5		ns	
toFF	Output disable time after $\overline{\text{CAS}}$ high (Note 12)		13		15		20	ns	
toEZ	Output disable time after $\overline{\text{OE}}$ high (Note 12)		13		15		20	ns	

Note 6: An initial pause of 500 μs is required after power-up followed by a minimum of eight initialization cycles ($\overline{\text{RAS}}$ -only refresh or $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycles).

Note the $\overline{\text{RAS}}$ may be cycled during the initial pause. And 8 initialization cycles are required after prolonged periods (greater than 16.4ms) of $\overline{\text{RAS}}$ inactivity before proper device operation is achieved.

7: Measured with a load circuit equivalent to 2TTL loads and 100pF.

8: Assumes that trCD = trCD(max) and tASC = tASC(max).

9: Assumes that trCD = trCD(max) and trAD = trAD(max). If trCD or trAD is greater than the maximum recommended value shown in this table, trAC will increase by amount that trCD exceeds the value shown.

10: Assumes that trAD = trAD(max) and tASC = tASC(max).

11: Assumes that tCP = tCP(max) and tASC = tASC(max).

12: tOFF(max), toeZ(max) defines the time at which the output achieves the high impedance state ($|I_{out}| \leq 10\mu\text{A}$) and is not reference to VOH(min) or VOL(max).

M5M44800CJ,TP-5,-6,-7,-5S,-6S,-7S**FAST PAGE MODE 4194304-BIT (524288-WORD BY 8-BIT) DYNAMIC RAM****TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh, and Fast-Page Mode Cycles)**

(Ta=0~70°C, Vcc = 5V±10%, Vss=0V, unless otherwise noted, see notes 6,13,14)

Symbol	Parameter	Limits						Unit	
		M5M44800C-5,-5S		M5M44800C-6,-6S		M5M44800C-7,-7S			
		Min	Max	Min	Max	Min	Max		
tREF	Refresh cycle time		16.4		16.4		16.4	ms	
tREF	Refresh cycle time *		128		128		128	ms	
tRP	RAS high pulse width	30		40		50		ns	
tRCD	Delay time, RAS low to CAS low (Note 15)	18	37	20	45	20	50	ns	
tCRP	Delay time, CAS high to RAS low	5		5		5		ns	
tRPC	Delay time, RAS high to CAS low	0		0		0		ns	
tCPN	CAS high pulse width	10		10		10		ns	
tRAD	Column address delay time from RAS low (Note 16)	13	25	15	30	15	35	ns	
tASR	Row address setup time before RAS low	0		0		0		ns	
tASC	Column address setup time before CAS low (Note 17)	0	7	0	10	0	10	ns	
tRAH	Row address hold time after RAS low	8		10		10		ns	
tCAH	Column address hold time after CAS low	13		15		15		ns	
tdZC	Delay time, data to CAS low (Note 18)	0		0		0		ns	
tdZO	Delay time, data to OE low (Note 18)	0		0		0		ns	
tcDD	Delay time, CAS high to data (Note 19)	13		15		20		ns	
toDD	Delay time, OE high to data (Note 19)	13		15		20		ns	
tt	Transition time (Note 20)	1	50	1	50	1	50	ns	

Note 13: The timing requirements are assumed tT=5ns.

14: VIH(min) and VIL(max) are reference levels for measuring timing of input signals.

15: tRCD(max) is specified as a reference point only. If tRCD is less than tRCD(max), access time is tRAC. If tRCD is greater than tRCD(max), access time is controlled exclusively by tCAC or tAA.

16: tRAD(max) is specified as a reference point only. If tRAD tRAD(max) and tASC tASC(max), access time is controlled exclusively by tAA.

17: tASC(max) is specified as a reference point only. If tRCD tRCD(max) and tASC tASC(max), access time is controlled exclusively by tCAC.

18: Either tdZC or tdZO must be satisfied.

19: Either tcDD or toDD must be satisfied.

20: tt is measured between VIH(min) and VIL(max).

Read and Refresh Cycles

Symbol	Parameter	Limits						Unit	
		M5M44800C-5,-5S		M5M44800C-6,-6S		M5M44800C-7,-7S			
		Min	Max	Min	Max	Min	Max		
tRC	Read cycle time	90		110		130		ns	
tRAS	RAS low pulse width	50	10000	60	10000	70	10000	ns	
tcAS	CAS low pulse width	13	10000	15	10000	20	10000	ns	
tCSH	CAS hold time after RAS low	50		60		70		ns	
tRSH	RAS hold time after CAS low	13		15		20		ns	
trCS	Read Setup time before CAS low	0		0		0		ns	
trCH	Read hold time after CAS high (Note 21)	0		0		0		ns	
trRH	Read hold time after RAS high (Note 21)	0		0		0		ns	
trAL	Column address to RAS hold time	25		30		35		ns	
toCH	CAS hold time after OE low	13		15		20		ns	
torH	RAS hold time after OE low	13		15		20		ns	

Note 21: Either trCH or trRH must be satisfied for a read cycle.

FAST PAGE MODE 4194304-BIT (524288-WORD BY 8-BIT) DYNAMIC RAM**Write Cycle (Early Write and Delayed Write)**

Symbol	Parameter	Limits						Unit	
		M5M44800C-5,-5S		M5M44800C-6,-6S		M5M44800C-7,-7S			
		Min	Max	Min	Max	Min	Max		
tWC	Write cycle time	90		110		130		ns	
trAS	RAS low pulse width	50	10000	60	10000	70	10000	ns	
tcAS	CAS low pulse width	13	10000	15	10000	20	10000	ns	
tCSH	CAS hold time after RAS low	50		60		70		ns	
trSH	RAS hold time after CAS low	13		15		20		ns	
twCS	Write setup time before CAS low	(Note 23)		0		0		ns	
twCH	Write hold time after CAS low	8		10		15		ns	
tcWL	CAS hold time after W low	13		15		20		ns	
trWL	RAS hold time after W low	13		15		20		ns	
tWP	Write pulse width	8		10		15		ns	
tDS	Data setup time before CAS low or W low	0		0		0		ns	
tdH	Data hold time after CAS low or W low	8		10		15		ns	
toEH	OE hold time after W low	13		15		20		ns	

Read-Write and Read-Modify-Write Cycles

Symbol	Parameter	Limits						Unit	
		M5M44800C-5,-5S		M5M44800C-6,-6S		M5M44800C-7,-7S			
		Min	Max	Min	Max	Min	Max		
trWC	Read write/read modify write cycle time	(Note 22)		126		150		180	ns
trAS	RAS low pulse width	86	10000	100	10000	120	10000	ns	
tcAS	CAS low pulse width	49	10000	55	10000	70	10000	ns	
tCSH	CAS hold time after RAS low	86		100		120		ns	
trSH	RAS hold time after CAS low	49		55		70		ns	
trCS	Read setup time before CAS low	0		0		0		ns	
tcWD	Delay time, CAS low to W low	(Note 23)		31		35		45	ns
trWD	Delay time, RAS low to W low	(Note 23)		68		80		95	ns
tAWD	Delay time, address to W low	(Note 23)		43		50		60	ns
tcWL	CAS hold time after W low	13		15		20		ns	
trWL	RAS hold time after W low	13		15		20		ns	
tWP	Write pulse width	8		10		15		ns	
tDS	Data setup time before CAS low or W low	0		0		0		ns	
tdH	Data hold time after CAS low or W low	8		10		15		ns	
toEH	OE hold time after W low	13		15		20		ns	

Note 22: trWC is specified as $tRWC(min)=tRAC(max)+tODD(min)+tRWL(min)+tRP(min)+4tT$.

23: twCS, tcWD, trWD and tAWD and, tCPWD are specified as reference points only. If twCS - twCS(min) the cycle is an early write cycle and the DQ pins will remain high impedance throughout the entire cycle. If tcWD - tcWD(min), trWD - trWD(min), tAWD - tAWD(min) and tCPWD - tCPWD(min) (for fast page mode cycle only), the cycle is a read-modify-write cycle and the DQ will contain the data read from the selected address. If neither of the above condition (delayed write) of the DQ (at access time and until CAS or OE goes back to VIH) is indeterminate.

M5M44800CJ,TP-5,-6,-7,-5S,-6S,-7S**FAST PAGE MODE 4194304-BIT (524288-WORD BY 8-BIT) DYNAMIC RAM****Fast Page Mode Cycle (Read, Early Write, Read-Write, Read-Modify-Write Cycle) (Note 24)**

Symbol	Parameter	Limits						Unit	
		M5M44800C-5,-5S		M5M44800C-6,-6S		M5M44800C-7,-7S			
		Min	Max	Min	Max	Min	Max		
tPC	Fast page mode read/write cycle time	35		40		45		ns	
tPRWC	Fast page mode read write/read modify write cycle time	71		80		95		ns	
trAS	RAS low pulse width for read or write cycle (Note 25)	85	100000	100	100000	115	100000	ns	
tcp	CAS high pulse width (Note 26)	8	12	10	15	10	15	ns	
tCPRH	RAS hold time after CAS precharge	30		35		40		ns	
tCPWD	Delay time, CAS precharge to W low (Note 23)	48		55		65		ns	

Note 24: All previously specified timing requirements and switching characteristics are applicable to their respective Fast page mode cycle.

25: tRAS(min) is specified as two cycles of CAS input are performed.

26: tCP(max) is specified as a reference point only.


CAS before RAS Refresh Cycle, Extended Refresh Cycle * (Note 27)

Symbol	Parameter	Limits						Unit	
		M5M44800C-5,-5S		M5M44800C-6,-6S		M5M44800C-7,-7S			
		Min	Max	Min	Max	Min	Max		
tCSR	CAS setup time before RAS low	5		5		5		ns	
tCHR	CAS hold time after RAS low	10		10		15		ns	
tcAS	CAS low pulse width	20		20		25		ns	

Note 27: Eight or more CAS before RAS cycles instead of eight RAS cycles are necessary for proper operation of CAS before RAS refresh mode.

Self Refresh Cycle * (Note 28)


Symbol	Parameter	Limits						Unit	
		M5M44800C-5,-5S		M5M44800C-6,-6S		M5M44800C-7,-7S			
		Min	Max	Min	Max	Min	Max		
tRASS	CBR self refresh RAS low pulse width	100		100		100		μs	
tRPS	CBR self refresh RAS high precharge time	90		110		130		ns	
tCHS	CBR self refresh CAS hold time	-50		-50		-50		ns	

FAST PAGE MODE 4194304-BIT (524288-WORD BY 8-BIT) DYNAMIC RAM**Timing Diagrams (Note 29)**
Read Cycle

Note 29


Indicates the don't care input.
VIH(min) VIN VIH(max) or VIL(min) VIN VIL(max)


Indicates the invalid output.

FAST PAGE MODE 4194304-BIT (524288-WORD BY 8-BIT) DYNAMIC RAM**Write Cycle (Early write)**

FAST PAGE MODE 4194304-BIT (524288-WORD BY 8-BIT) DYNAMIC RAM


Write Cycle (Delayed write)





FAST PAGE MODE 4194304-BIT (524288-WORD BY 8-BIT) DYNAMIC RAM**Read-Write, Read-Modify-Write Cycle**

FAST PAGE MODE 4194304-BIT (524288-WORD BY 8-BIT) DYNAMIC RAM

RAS-only Refresh Cycle




FAST PAGE MODE 4194304-BIT (524288-WORD BY 8-BIT) DYNAMIC RAM**CAS before RAS Refresh Cycle, Extended Refresh Cycle ***


FAST PAGE MODE 4194304-BIT (524288-WORD BY 8-BIT) DYNAMIC RAM**Hidden Refresh Cycle (Read) (Note 30)**


Note 30: Early write, delayed write, read write or read modify write cycle is applicable instead of read cycle.
Timing requirements and output state are the same as that of each cycle described above.


FAST PAGE MODE 4194304-BIT (524288-WORD BY 8-BIT) DYNAMIC RAM


Fast Page Mode Read Cycle



FAST PAGE MODE 4194304-BIT (524288-WORD BY 8-BIT) DYNAMIC RAM**Fast Page Mode Write Cycle (Early Write)**

FAST PAGE MODE 4194304-BIT (524288-WORD BY 8-BIT) DYNAMIC RAM**Fast-Page Mode Write Cycle (Delayed Write)**

FAST PAGE MODE 4194304-BIT (524288-WORD BY 8-BIT) DYNAMIC RAM**Fast Page Mode Read-Write, Read-Modify-Write Cycle**

FAST PAGE MODE 4194304-BIT (524288-WORD BY 8-BIT) DYNAMIC RAM**Self Refresh Cycle *** (Note 28)

FAST PAGE MODE 4194304-BIT (524288-WORD BY 8-BIT) DYNAMIC RAM

Note 28:Self refresh sequence

Two refreshing methods should be used properly depending on the low pulse width(t_{RASS}) of \overline{RAS} signal during self refresh period.

1. Distributed refresh during Read/Write operation

(A) Timing diagram





Table 2

Read/Write Cycle	Read/Write → Self Refresh	Self Refresh → Read/Write
CBR distributed refresh	$t_{NSD} 125\mu s$	$t_{SND} 125\mu s$
RAS only distributed refresh	$t_{NSD} 16\mu s$	$t_{SND} 16\mu s$

(B) Definition of distributed refresh



Definition of CBR distributed refresh

(Including extended refresh)

The CBR distributed refresh performs more than 1024 constant period ($125\mu s$ max.) CBR cycles within 128ms.

Definition of RAS only distributed refresh

All combinations of nine row address signals ($A_0 \sim A_8$) are selected during 1024 constant period ($16\mu s$ max.) \overline{RAS} only refresh cycles within 16.4ms.

Note:

Hidden refresh may be used instead of CBR refresh.

$\overline{RAS/CAS}$ refresh may be used instead of \overline{RAS} only refresh.

1.1 CBR distributed refresh

● Switching from read/write operation to self refresh operation.

The time interval from the falling edge of \overline{RAS} signal in the last CBR refresh cycle during read/write operation period to the falling edge of \overline{RAS} signal at the start of self refresh operation should be set within t_{NSD} (shown in table 2).

● Switching from self refresh operation to read/write operation.

The time interval t_{NSD} from the rising edge of \overline{RAS} signal at the end of self refresh operation to the falling edge of \overline{RAS} signal in the first CBR refresh cycle during read/write operation period should be set within t_{SND} (shown in table 2)

1.2 \overline{RAS} only distributed refresh

● Switching from read/write operation to self refresh operation.

The time interval t_{NSD} from the falling edge of \overline{RAS} signal in the last \overline{RAS} only refresh cycle during read/write operation period to the falling edge of \overline{RAS} signal at the start of self refresh operation should be set within $16\mu s$.


● Switching from self refresh operation to read/write operation.

The time interval t_{SND} from the rising edge of \overline{RAS} signal at the end of self refresh operation to the falling edge of \overline{RAS} signal in the first CBR refresh cycle during read/write operation period should be set within $16\mu s$.

FAST PAGE MODE 4194304-BIT (524288-WORD BY 8-BIT) DYNAMIC RAM


2. Burst refresh during Read/Write operation

(A) Timing diagram

**Table 3**

Read/Write Cycle	Read/Write → Self Refresh	Self Refresh → Read/Write
CBR burst refresh	tNSB 16.4ms	tsNB 16.4ms
RAS only burst refresh	tNSB+tsNB 16.4ms	

(B) Definition of burst refresh

Definition of CBR burst refresh

The CBR burst refresh performs more than 1024 continuous CBR cycles within 16.4ms.

Definition of RAS only burst refresh

All combination of nine row address signals (A0~A9) are selected during 1024 continuous RAS only refresh cycles within 16.4ms.

2.1 CBR burst refresh

- Switching from read/write operation to self refresh operation.
The time interval tNSB from the falling edge of $\overline{\text{RAS}}$ signal in the first CBR refresh cycle during read/write operation period to the falling edge of $\overline{\text{RAS}}$ signal at the start of self refresh operation should be set within 16.4ms.
- Switching from self refresh operation to read/write operation.
The time interval tsNB from the rising edge of RAS signal at the end of self refresh operation to the falling edge of $\overline{\text{RAS}}$ signal in the last CBR refresh cycle during read/write operation period should be set within 16.4ms.

2.2 RAS only burst refresh

- Switching from read/write operation to self refresh operation.
The time interval from the falling edge of $\overline{\text{RAS}}$ signal in the first RAS only refresh cycle during read/write operation period to the falling edge of $\overline{\text{RAS}}$ signal at the start of self refresh operation should be set within tNSB (shown in table 3).
- Switching from self refresh operation to read / write operation.
The time interval from the rising edge of RAS signal at the end of self refresh operation to the falling edge of $\overline{\text{RAS}}$ signal in the last RAS only refresh cycle during read/write operation period should be set within tsNB (shown in table 3).