General Description

The MAX2104 low-cost direct-conversion tuner IC is designed for use in digital direct-broadcast satellite (DBS) television set-top box units. Its direct-conversion architecture reduces system cost compared to devices with IF-based architectures. The MAX2104 directly converts L-band signals to baseband signals using a broadband I/Q downconverter. The operating frequency range extends from 925MHz to 2175MHz.

The IC includes an LNA gain control, I and Q downconverting mixers, lowpass filters with gain control and frequency control, a local oscillator (LO) buffer with a 90° quadrature network, and a charge-pump based PLL for frequency control. The MAX2104 also has an on-chip LO, requiring only an external varactor-tuned LC tank for operation. The output of the LO drives the internal quadrature generator and dual modulus prescaler. An on-chip crystal amplifier drives a reference divider as well as a buffer amplifier to drive off-chip circuitry. The MAX2104 is offered in a 48-pin TQFP-EP package.

Applications

DirecTV, PrimeStar, EchoStar DBS Tuners DVB-Compliant DBS Tuners Broadband Systems LMDS

_Features

MAX2104

- Low-Cost Architecture
- Operates from Single 5V Supply
- 925MHz to 2175MHz Input Frequency Range
- On-Chip Quadrature Generator, Dual-Modulus Prescaler (/32, /33)
- On-Chip Crystal Amplifier
- PLL Mixer with Gain-Controlled Charge Pump
- ♦ Input Levels: -25dBm to -65dBm per Carrier
- Over 40dB Gain Control Range
- ♦ Noise Figure = 11.5dB; IIP3 = 7dBm (at 1550MHz)
- Automatic Baseband Offset Correction
- Loopthrough Replaces External Splitter
- Crystal Output Buffer

Ordering Information

| PART TEMP RAI | | PIN- PACKAGE | PKG CODE |
|---------------|--------------|-----------------|-------------|
| MAX2104CCM* | 0°C to +70°C | 48 TQFP-EP** | C48E-10 |
| MAX2104CCM+ | 0°C to +70°C | 48 TQFP-EP** | C48E-10 |


*Contact factory for availability.

**EP = Exposed paddle.

+Denotes lead-free package.

Functional Diagram appears at end of data sheet.

Pin Configuration



_ Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

ABSOLUTE MAXIMUM RATINGS

| V _{CC} to GND0.5V to | o +7V |
|--|-------|
| All Other Pins to GND0.3V to (Vcc + | 0.3V) |
| RF1+ to RF1-, RF2+ to RF2-, TANK+ to TANK-, | |
| IDC+ to IDC-, QDC+ to QDC- | ±2V |
| IOUT_, QOUT_ to GND Short-Circuit Duration | 10s |
| PSOUT+, PSOUT- to GND Short-Circuit Duration | 10s |
| Continuous Current (any pin) | 20mA |

| Continuous Power Dissipation ($T_A = +70^{\circ}C$) | |
|---|----------------|
| (derate 30.4mW/°C above +70°C) | 2.43W |
| Operating Temperature Range | 0°C to +85°C |
| Junction Temperature | +150°C |
| Storage Temperature Range | 65°C to +150°C |
| Lead Temperature (soldering, 10s) | +300°C |

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = 4.75V \text{ to } 5.25V, V_{FB} = 2.4V, C_{IOUT} = C_{QOUT} = 10pF, f_{FLCLK} = 2MHz, RFIN_ = floating, R_{IOUT} = R_{QOUT} = 10k\Omega, V_{FDOUB} = V_{INSEL} = V_{CPG1} = V_{CPG2} = 2.4V, V_{PLLIN+} = V_{MOD+} = 1.3V, V_{PLLIN-} = V_{MOD-} = 1.1V, T_A = +25^{\circ}C. Typical values are at V_{CC} = 5.0V and T_A = +25^{\circ}C, unless otherwise noted.)$

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
|------------------------------|-------------|--|------|------|------|-------|
| Operating Supply Voltage | Vcc | | 4.75 | | 5.25 | V |
| Operating Supply Current | Icc | | | 190 | 275 | mA |
| STANDARD DIGITAL INPUTS (| FDOUB, INS | SEL, CPG1, CPG2) | | | | |
| Digital Input Voltage High | VIH | | 2.4 | | | V |
| Digital Input Voltage Low | VIL | | | | 0.5 | V |
| Digital Input Current | lin | | -15 | | +10 | μA |
| SLEW-RATE-LIMITED DIGITAL | INPUTS | • | | | | • |
| FLCLK Input Voltage High | | | 1.85 | | | V |
| FLCLK Input Voltage Low | | | | | 1.45 | V |
| FLCLK Input Current (Note 1) | | RSOURCE = $50k\Omega$, VFLCLK = 1.65V | -1 | | +1 | μA |
| DIFFERENTIAL DIGITAL INPUT | rs (mod+, n | NOD-, PLLIN+, PLLIN-) | | | | |
| Common-Mode Input Voltage | VCMI | | 1.08 | 1.2 | 1.32 | V |
| Input Voltage Low (Note 2) | | Referenced to V _{CMI} | | | -100 | mV |
| Input Voltage High (Note 2) | | Referenced to V _{CMI} | 100 | | | mV |
| Input Current (Note 1) | | | -5 | | 5 | μA |
| DIFFERENTIAL DIGITAL OUTP | UTS (PSOU | T+, PSOUT-) | | | | |
| Common-Mode Output Voltage | Vсмо | | 2.16 | 2.4 | 2.64 | V |
| Output Voltage Low (Note 3) | | Referenced to VCMO | | -215 | -150 | mV |
| Output Voltage High (Note 3) | | Referenced to V _{CMO} | 150 | 215 | | mV |
| FREQUENCY SYNTHESIZER | · | | | | | |
| Prescaler Ratio | | $(V_{MOD+} - V_{MOD-}) = 200 \text{mV}$ | 32 | | 32 | |
| riescaler hallo | | $(V_{MOD+} - V_{MOD-}) = -200 \text{mV}$ | 33 | | 33 | |
| Reference Divider Ratio | | | 8 | | 8 | |
| | | $V_{CPG1} = V_{CPG2} = 0.5V$ | 0.08 | 0.1 | 0.12 | |
| Charge-Pump Output High | | $V_{CPG1} = 0.5V, V_{CPG2} = 2.4V$ | 0.24 | 0.3 | 0.36 | mA |
| Measured at FB | | $V_{CPG1} = 2.4V, V_{CPG2} = 0.5V$ | 0.48 | 0.6 | 0.72 |] |
| | | $V_{CPG1} = V_{CPG2} = 2.4V$ | 1.44 | 1.8 | 2.16 |] |

2

M/IXI/M

DC ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = 4.75V \text{ to } 5.25V, V_{FB} = 2.4V, C_{IOUT} = C_{QOUT} = 10pF, f_{FLCLK} = 2MHz, RFIN_ = floating, R_{IOUT} = R_{QOUT} = 10k\Omega$, VFDOUB = VINSEL = VCPG1 = VCPG2 = 2.4V, VPLLIN+ = VMOD+ = 1.3V, VPLLIN- = VMOD- = 1.1V, TA = +25°C. Typical values are at VCC = 5.0V and TA = +25°C, unless otherwise noted.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
|---|------------|------------------------------------|-------|------|-------|-------|
| | | $V_{CPG1} = V_{CPG2} = 0.5V$ | -0.12 | -0.1 | -0.08 | |
| Charge-Pump Output Low | | $V_{CPG1} = 0.5V, V_{CPG2} = 2.4V$ | -0.36 | -0.3 | -0.24 | mA |
| Measured at FB | | $V_{CPG1} = 2.4V, V_{CPG2} = 0.5V$ | -0.72 | -0.6 | -0.48 | |
| | | $V_{CPG1} = V_{CPG2} = 2.4V$ | -2.16 | -1.8 | -1.44 | |
| Charge-Pump Output Current Matching Positive to Negative | | Measured at FB | -5 | | 5 | % |
| Charge-Pump Output Leakage | | Measured at FB | -25 | | 25 | nA |
| Charge-Pump Output Current Drive (Note 1) | | Measured at CP | 100 | | | μA |
| ANALOG CONTROL INPUTS (G | iC_) | | | | | |
| Analog Control Input Current | IGC_ | $V_{GC_{-}} = 1V \text{ to } 4V$ | -50 | | +50 | μA |
| BASEBAND OUTPUTS (IOUT+, | IOUT-, QOL | JT+, QOUT-) | | | | |
| Differential Output Voltage Swing | | $R_L = 2k\Omega$ differential | 1 | | | Vp-p |
| Common-Mode Output Voltage (Note 1) | | | 0.65 | | 0.85 | V |
| Offset Voltage (Note 1) | | | -50 | | +50 | mV |

AC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = 4.75V \text{ to } 5.25V, V_{IOUT} = V_{QOUT} = 0.59V_{P-P}, C_{IOUT} = C_{QOUT} = 10pF, f_{FLCLK} = 2MHz, R_{IOUT} = R_{QOUT} = 10k\Omega, V_{FDOUB} = V_{INSEL} = V_{CPG1} = V_{CPG2} = 2.4V, V_{PLLIN+} = V_{MOD+} = 1.3V, V_{PLLIN-} = V_{MOD-} = 1.1V, T_A = +25^{\circ}C. Typical values are at V_{CC} = 5.0V and T_A = +25^{\circ}C, unless otherwise noted.)$

| PARAMETER | SYMBOL | CONDITIONS | | MIN | ТҮР | MAX | UNITS | |
|---|-----------------------|---|--------------------|-------------------------------|------|------|-------|-----|
| RF FRONT END | | | | | | | | |
| RFIN_ Input Frequency Range | fRFIN | | | | 925 | | 2175 | MHz |
| RFIN_ Input Power for 0.59Vp-p | | Single | $V_{GC1} = V_{C1}$ | $_{\rm GC2}$ = +4V (min gain) | | -20 | | dBm |
| Baseband Levels | | carrier | VGC1 = VG | $_{\rm GC2}$ = +1V (max gain) | | -68 | -65 | dBm |
| | | | | $f_{LO} = 2175 MHz$ | | 5 | | |
| RFIN_ Input Third-Order Intercept (Note 4) | IP3 _{RFIN} _ | tone | 25dBm per | $f_{LO} = 1550MHz$ | | 7 | | dBm |
| | | lone | | $f_{LO} = 950 MHz$ | | 8 | | |
| RFIN_ Input Second-Order Intercept (Note 5) | IP2 _{RFIN} _ | P_{RFIN} = -25dBm per tone, f_{LO} = 951MHz | | | | 15.5 | | dBm |
| Output-Referred 1dB Compression Point (Note 6) | P1 _{dBOUT} _ | P _{RFIN} = -40dBm, signals within filter bandwidth | | | 2 | | dBV | |
| Noise Figure | NF | P_{RFIN} = -65dBm, f_{RFIN} = 1550MHz, V _{GC1} = 1V, V _{GC2} adjusted 0.59Vp-p baseband level | | | 11.5 | | dB | |
| DEIN Deturn Loop (Nets 7) | | $f_{RFIN} = 92$ | 25MHz | | | 10 | | dD |
| RFIN_ Return Loss (Note 7) | | $f_{RFIN} = 21$ | 75MHz | | | 10 | | dB |
| LO 2nd Harmonic Rejection (Note 8) | | Average level of VIOUT_, VQOUT_ | | 27 | | | dBc | |
| LO Half Harmonic Rejection (Note 9) | | Average level of VIOUT_, VQOUT_ | | | 31 | 38 | | dBc |



AC ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = 4.75V \text{ to } 5.25V, V_{IOUT} = V_{QOUT} = 0.59V_{P-P}, C_{IOUT} = C_{QOUT} = 10pF$, $f_{FLCLK} = 2MHz$, $R_{IOUT} = R_{QOUT} = 10k\Omega$, $V_{FDOUB} = V_{INSEL} = V_{CPG1} = V_{CPG2} = 2.4V$, $V_{PLLIN+} = V_{MOD+} = 1.3V$, $V_{PLLIN-} = V_{MOD-} = 1.1V$, $T_A = +25^{\circ}C$. Typical values are at $V_{CC} = 5.0V$ and $T_A = +25^{\circ}C$, unless otherwise noted.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
|--|--------|---|------|------|------|---------|
| LO Leakage Power (Notes 7, 10) | | Measured at RFIN_ | | -66 | | dBm |
| RFOUT PORT (LOOPTHROUGH) | | | | | | |
| | | f = 925MHz | | 0.5 | | |
| RFIN_ to RFOUT Gain (Note 11) | | f = 1550MHz | | 1.8 | | dB |
| | | f = 2175MHz | | 2.5 | | |
| | | f = 925MHz | | 9 | | |
| RFOUT Output Third-Order Intercept Point (Note 11) | | f = 1550MHz | | 7 | | dBm |
| | | f = 2175MHz | | 4 | | - |
| | | f = 925MHz | | 15 | | |
| RFOUT Noise Figure (Note 11) | | f = 1550MHz | | 12 | | dB |
| | | f = 2175MHz | | 11.5 | | |
| RFOUT Return Loss (Notes 1, 11) | | 925MHz < f < 2175MHz | | | 8 | dB |
| BASEBAND CIRCUITS | | | | | | |
| Output Real Impedance (Note 1) | | IOUT_, QOUT_ | | | 50 | Ω |
| Baseband Highpass Frequency (Note 1) | | $C_{IDC_{-}} = C_{QDC_{-}} = 0.22 \mu F$ | | | 750 | Hz |
| LPF -3dB Cutoff-Frequency Range (Note 1) | | Controlled by FLCLK signal | 8 | | 33 | MHz |
| Baseband Frequency Response (Note 1) | | Deviation from ideal 7th order, Butterworth, up to 0.7 x f_{C} | -0.5 | | +0.5 | dB |
| | | fFLCLK = 0.5MHz, fC = 8MHz | -5.5 | | +5.5 | |
| LPF -3dB Cutoff-Frequency Accuracy (Note 1) | | fFLCLK = 1.25MHz, fC = 19.3MHz | -10 | | +10 | % |
| Accuracy (Note 1) | | $f_{FLCLK} = 2.0625 MHz, f_C = 31.4 MHz$ | -10 | | +10 | |
| Ratio of In-Filter-Band to Out-of-Filter-Band Noise | | $f_{IN_BAND} = 100$ Hz to 22.5MHz, $f_{OUT_BAND} = 67.5$ MHz to 112.5MHz | | 19 | | dB |
| Quadrature Gain Error | | Includes effects from baseband filters, measured at 125kHz baseband | | | 1.2 | dB |
| Quadrature Phase Error | | Includes effects from baseband filters, measured at 125kHz baseband | | | 4 | degrees |

AC ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = 4.75V \text{ to } 5.25V, V_{IOUT} = V_{QOUT} = 0.59V_{P-P}, C_{IOUT} = C_{QOUT} = 10pF$, fFLCLK = 2MHz, RIOUT_ = RQOUT_ = 10k Ω , VFDOUB = VINSEL = VCPG1 = VCPG2 = 2.4V, VPLLIN+ = VMOD+ = 1.3V, VPLLIN- = VMOD- = 1.1V, TA = +25°C. Typical values are at VCC = 5.0V and TA = +25°C, unless otherwise noted.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
|--|--------|--|------|-----|------|--------|
| SYNTHESIZER | 4 | | 1 | | | |
| XTLOUT Output Voltage Swing | | Load = 10pF II 10k Ω , fxtLout = 6MHz | 0.75 | 1 | 1.5 | Vp-p |
| XTLOUT Output Voltage DC | | | | 2 | | V |
| Crystal Frequency Range (Note 1) | | | 4 | | 7.26 | MHz |
| MOD+, MOD- Setup Time (Note 1) | tsum | Figure 1 | 7 | | | ns |
| MOD+, MOD- Hold Time (Note 1) | tHM | Figure 1 | 0 | | | ns |
| LOCAL OSCILLATOR | | | | | | |
| LO Tuning Range (Note 1) | | | 590 | | 1180 | MHz |
| | | At 1kHz offset, f _{LO} = 2175MHz | | -55 | | |
| LO Phase Noise (Notes 7, 12) | | At 10kHz offset, f _{LO} = 2175MHz | | -75 | | dBc/Hz |
| | | At 100kHz offset, fLO = 2175MHz | | -95 | | 1 |
| RFIN_ to LO Input Isolation (Note 10) | | f _{RFIN_} = 2150MHz | | 57 | | dB |

Note 1: Minimum and maximum values are guaranteed by design and characterization over supply voltage.

Note 2: With external 100Ω termination resistor.

Note 3: Driving differential load of $10k\Omega \parallel 15pF$.

Note 4: Two signals are applied to RFIN_ at f_{LO} - 100MHz and f_{LO} - 199MHz. V_{GC2} = 1V; V_{GC1} is set such that the baseband outputs are at 590mV_{P-P}. IM products are measured at baseband outputs but are referred to RF inputs.

Note 5: Two signals are applied to RFIN_ at 1200MHz and 2150MHz. $V_{GC2} = 1V$, V_{GC1} is set such that the baseband outputs are at 590mV_{P-P}. IM products are measured at baseband outputs but are referred to RF inputs.

Note 6: P_{RFIN} = -40dBm so that front end IM contributions are minimized.

- Note 7: Using L64733/L64734 demo board from LSI Logic.
- **Note 8:** Downconverted level, in dBc, of carrier present at $f_{LO} \times 2$, $f_{LO} = 1180$ MHz, $f_{VCO} = 590$ MHz, $V_{FDOUB} = 2.4V$.

Note 9: Downconverted level, in dBc, of carrier present at fo / 2, fLo = 2175MHz, fVco = 1087.5MHz, VFDOUB = 2.4V.

- **Note 10:** Leakage is dominated by board parasitics.
- **Note 11:** VCPG1 = VCPG2 = VFDOUB = VINSEL = 0.5V, fFLCLK = 0.5MHz.
- Note 12: Measured at tuned frequency with PLL locked. All phase noise measurements assume tank components have a Q > 50.

Pin Description

| PIN | NAME | FUNCTION |
|--|-----------------|--|
| 1, 6, 19, 29, 39, 45 | V _{CC} | V_{CC} Power-Supply Input. Connect each pin to a +5V $\pm 5\%$ low-noise supply. Bypass each V_{CC} pin to the nearest GND with a ceramic chip capacitor. |
| 2 | CFLT | External Bypass for Internal Bias. Bypass this pin with a 0.1µF ceramic chip capacitor to GND. |
| 3 | XTL- | Inverting Input to Crystal Oscillator. Consult crystal manufacturer for circuit loading requirements. |
| 4 | XTL+ | Noninverting Input to Crystal Oscillator. Consult crystal manufacturer for circuit loading requirements. |
| 5, 9, 10, 15, 16, 32, 40, 41, 46 | GND | Ground. Connect each of these pins to a solid ground plane. Use multiple vias to reduce inductance where possible. |
| 7 | RFIN- | RF Inverting Input. Bypass RFIN- with 47pF capacitor in series with a 75 Ω resistor to GND. |
| 8 | RFIN+ | RF Noninverting Input. Connect to 75 Ω source with a 47pF ceramic chip capacitor. |
| 11 | QDC- | Baseband Offset Correction. Connect a 0.22µF ceramic chip capacitor from QDC- to QDC+ (pin 12). |
| 12 | QDC+ | Baseband Offset Correction. Connect a 0.22µF ceramic chip capacitor from QDC+ to QDC- (pin 11). |
| 13 | IDC- | Baseband Offset Correction. Connect a 0.22µF ceramic chip capacitor from IDC- to IDC+ (pin 14). |
| 14 | IDC+ | Baseband Offset Correction. Connect a 0.22µF ceramic chip capacitor from IDC+ to IDC- (pin 13). |
| 17 | RFOUT | Buffered RF Output. Enabled when INSEL is low. |
| 18 | CPG1 | Charge-Pump Gain Select. High-impedance digital input. Sets the charge-pump output scaling. See the DC Electrical Characteristics section for available gain settings. |
| 20 | XTLOUT | Buffered Crystal Oscillator Output |
| 21 | CPG2 | Charge-Pump Gain Select. High-impedance digital input. Sets the charge-pump output scaling. See the DC Electrical Characteristics section for available gain settings. |
| 22 | GC1 | Gain Control Input for RF Front End. High-impedance analog input, with an input range of 1V to 4V. See the AC Electrical Characteristics section for transfer function. |
| 23 | GC2 | Gain Control Input for Baseband Signals. High-impedance analog input, with an input range of 1V to 4V See the AC Electrical Characteristics section for transfer function. |
| 24 | INSEL | Loopthrough Mode Enable. High-impedance digital input. Drive low to enable the RFOUT buffer and disable the internal downconverters. Connect to $V_{\rm CC}$ for normal tuner operation. |
| 25 | FLCLK | Baseband Filter Cutoff Adjust. Connect to a slew-rate-limited clock source. See the AC Electrical Characteristics section for transfer function. |
| 26 | FDOUB | LO Frequency Doubler. High-impedance digital input. Drive high to enable the LO frequency doubler. Drive low to disable the doubling function. |
| 27 | QOUT- | Baseband Quadrature Output. Connect to inverting input of high-speed ADC. |
| 28 | QOUT+ | Baseband Quadrature Output. Connect to noninverting input of high-speed ADC. |
| 30 | IOUT- | Baseband In-Phase Output. Connect to inverting input of high-speed ADC. |
| 31 | IOUT+ | Baseband In-Phase Output. Connect to noninverting input of high-speed ADC. |
| 33 | MOD+ | PECL Modulus Control. A PECL high on MOD+ sets the dual-modulus prescaler to divide by 32. A PECI logic low sets the divide ratio to 33. Drive with a differential PECL signal with MOD- (pin 34). |

6

Pin Description (continued)

| PIN | NAME | FUNCTION |
|-----|--------|--|
| 34 | MOD- | PECL Modulus Control. A PECL low on MOD- sets the dual-modulus prescaler to divide by 32. A PECL logic high sets the divide ratio to 33. Drive with a differential PECL signal with MOD+ (pin 33). |
| 35 | PLLIN+ | PECL Phase-Locked Loop Input. Drive with a differential PECL signal with PLLIN- (pin 36). |
| 36 | PLLIN- | PECL Phase-Locked Loop Input. Drive with a differential PECL signal with PLLIN+ (pin 35). |
| 37 | PSOUT+ | PECL Prescaler Output. Differential output of the dual-modulus prescaler. Used with PSOUT- (pin 38). Requires PECL-compatible termination. |
| 38 | PSOUT- | PECL Prescaler Output. Differential output of the dual-modulus prescaler. Used with PSOUT+ (pin 37). Requires PECL-compatible termination. |
| 42 | TANK- | LO Tank Oscillator Input. Connect to an external LC tank with varactor tuning. |
| 43 | VRLO | LO Internal Regulator. Bypass with a 100pF ceramic chip capacitor to GND. |
| 44 | TANK+ | LO Tank Oscillator Input. Connect to an external LC tank with varactor tuning. |
| 47 | FB | Feedback Output. Control of external charge-pump transistor. |
| 48 | CP | Voltage Drive Output. Control of external charge-pump transistor. |
| _ | EP | Exposed Paddle. Connect EP to GND. |





Figure 1. Timing Diagram




MAX2104

8

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Printed USA

| 0 |
|---|
| |

_____Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 2005 Maxim Integrated Products

is a registered trademark of Maxim Integrated Products, Inc.