# RENESAS

# M62023L/P/FP

System Reset IC with Switch for 3V Memory Back-up

REJ03D0528-0200 Rev.2.00 Jun 15, 2007

# **General Description**

The M62023L/P/FP is a system reset IC that controls the memory backup function of an SRAM and an embedded RAM of a microcontroller.

The IC outputs reset signals (RES/ $\overline{\text{RES}}$ ) to a microcontroller at power-down and power failure. It also shifts the power supply to RAMs from main to backup, outputs a signal ( $\overline{\text{CS}}$ ) that invokes standby mode, and alters RAMs to backup circuit mode.

# Features

- Built-in switch for selection between main power supply and backup power supply to RAMs
- Small difference between input and output voltages ( $I_{OUT} = 80$ mA,  $V_{IN}=3$ V): 0.15V typ.
- Detection voltage (power supply monitor voltage): 2.57V typ.
- Chip select signal output  $(\overline{CS})$
- Two channels of reset outputs (RES/RES)
- Power on reset circuit.

# Application

Power supply control systems for memory of microcontroller systems in electronic equipment such as OA equipment, industrial equipment, and home-use electronic appliances and SRAM boards with built-in backup function that require switching between external power supply and battery.

# **Block Diagram**



# **Pin Arrangement**



# **Pin Description**

Pin No.	Symbol	Name	Function
1	V <sub>OUT</sub>	Power supply output	$V_{IN}$ and $V_{BAT}$ are controlled by means of an internal switch and output through $V_{OUT}$ . The pin is capable of outputting up to 100mA. Use it as $V_{DD}$ of CMOS RAM and the like.
2	V <sub>BAT</sub>	Backup power supply input	Backup power supply is connected to this pin. If a lithium battery is used, insert a resistor in series for safety purposes.
3	V <sub>IN</sub>	Power supply input	+3V input pin. Connect to a logic power supply.
4	Ct	Delay capacitor connection pin	A delay capacitor is connected to this pin. By connecting a capacitor, it is possible to delay each output.
5	RES	Positive reset output	Connect to the positive reset input of a microcontroller. The pin is capable of flowing 1mA sink current.
6	GND	Ground	Reference for all signals.
7	RES	Negative reset output	Connect to the negative reset input of a microcontroller. The pin is capable of flowing 1mA sink current.
8	CS	Chip select output	Connect to the Chip Select of RAM. The CS output is at low level in normal state thereby letting RAM be active. Under failure or backup condition, the CS output is set to high level, then RAM enters standby state disabling read/write function. The pin is capable of flowing a 1mA sink current.

# **Absolute Maximum Ratings**

 $(Ta = 25^{\circ}C, unless otherwise noted.)$ 

Item	Symbol	Ratings	Unit	Conditions
Input voltage	V <sub>IN</sub>	7	V	
Output current	I <sub>OUT</sub>	100	mA	
Power dissipation	Pd	800 (L) / 625 (P) / 440 (FP)	mW	
Thermal derating	Κθ	8 (L) / 6.25 (P) / 4.4 (FP)	mW/°C	Ta ≥ 25°C
Operating temperature	Topr	-20 to +75	°C	
Storage temperature	Tstg	-40 to +125	°C	

# **Electrical Characteristics**

					(	$Ta = 25^{\circ}C$ , ur	less otherwise noted.)	
Item	Sysbol	Min	Тур	Max	Unit	Test Conditions		
Detection voltage	Vs	2.44	2.57	2.70	V	V <sub>IN</sub> (At change from H→L)		
Hysteresis voltage	$\Delta V_S$	50	100	200	mV	$\Delta V_{S} = V_{SH} - V_{SL}$		
Circuit current	l	_	1.5	3.0	mA	I <sub>OUT</sub> = 0mA	$V_{IN} = 2V$	
	ICC	—	6.5	10			$V_{IN} = 3V$	
Difference between input and	Vasas	_	0.1	0.2	V	$V_{IN} = 3V$	$I_{OUT} = 50 \text{mA}$	
output voltage	V DROP	_	0.15	0.3	v		I <sub>OUT</sub> = 80mA	
Ct output voltage (high level)	V <sub>OH(Ct)</sub>	2.0	2.4	—	V	$V_{IN} = 3V^{*1}$	$V_{IN} = 3V^{*1}$	
Ct output voltage (low level)	V <sub>OL(Ct)</sub>	_	0.02	0.1	V	$V_{IN} = 2V^{*1}$		
RES output voltage (high level)	V <sub>OH(RES)</sub>	1.5	2.0	—	V	$V_{IN} = 2V^{*1}$		
RES output voltage (low level)	V <sub>OL(RES)</sub>	_	0.02	_	V	$V_{IN} = 3V^{*1}$		
		—	0.04	0.2		V <sub>IN</sub> = 3V, Isin	k = 1mA	
RES output voltage (high level)	$V_{OH(\overline{RES})}$	2.5	3.0	—	V	$V_{IN} = 3V^{*1}$		
RES output voltage (low level)	V <sub>OL(RES)</sub>	—	0.02	—	V	$V_{IN} = 2V^{*1}$		
		—	0.04	0.2	v	$V_{IN} = 2V$ , Isin	k = 1mA	
CS output voltage (high level)	V <sub>OH(CS)</sub>	1.3	1.6	—	V	$V_{IN} = 2V^{*2}$		
		2.40	2.47	—	v	$V_{IN} = 0V, V_{BAT} = 3V^{*2}$		
CS output voltage (low level)	V <sub>OL(CS)</sub>	—	0.07	—	V	$V_{IN} = 3V^{*1}$		
		—	0.08	0.3	v	$V_{IN} = 3V$ , Isin	k = 1mA	
Backup Di leak current		_	_	±0.5	μΑ	$V_{BAT} = 3V$	$V_{IN} = 3V$	
	IR	_	_	±0.5			$V_{IN} = 0V$	
Backup Di forward direction voltage	V <sub>F</sub>	—	0.54	0.6	V	I <sub>F</sub> = 10μΑ		
Delay time	tpd	10	27	55	ms	$V_{IN} = 0V \rightarrow 3V, Ct = 4.7\mu F$		
Response time	td	_	5.0	25.0	μs	$V_{IN} = 3V \rightarrow 2V$		
RES limit voltage of operation	$V_{OPL(\overline{\text{RES}})}$	_	0.65	_	V	*3		

Notes: 1. Regarding conditions to measure  $V_{OH}$  and  $V_{OL}$ , voltage values are generated by internal resistance only and no external resistor is used.

2. These values are produced inserting an external resistor,  $R_{\overline{CS}} = 1M\Omega$ , between the  $\overline{CS}$  pin and GND.

3. With no external resistor ( $10k\Omega$  internal resistance only).

# **Application Example**



# Configuration

### <Power supply detector>

The internal reference voltage Vref is compared by means of a comparator with resistor divided voltage VR (resistordivided voltage produced by R1 and R2 from VIN).

If the input voltage is 3V, VR is set to 1.24V or higher, so the comparator output is at low level and the Ct output (Q1 collector output) is set to high level. If the input voltage drops to below 2.57V in an abnormal condition, VR becomes below 1.24V, so the comparator output goes from low to high level and the Ct output, from high to low. The input voltage at this point is called VSL. Next, when the input voltage, restored from abnormal state, has a rise, the comparator output goes from high to low level and the Ct output, from low to high.

The comparator used for detection has 100mV hysteresis ( $\Delta Vs$ ), so that malfunctioning is prevented in case that the input voltage slowly drops or VR nearly equals Vref.



### <Delay Circuit>

Connecting an external capacitor to the Ct pin lets RES,  $\overline{\text{RES}}$ ,  $\overline{\text{CS}}$ , and VOUT be delayed due to RC transient phenomenon (electric charge).

Delay time is determined as follows.

Delay time (tpd) = Ct×R3×In 
$$\frac{[VOH(Ct)-VOL(Ct)]}{[VOH(Ct)-INV1(VTH)]}$$
$$= Ct×22k\Omega×0.2389$$
$$\cong 5.26×10^3×Ct$$

Note: Ct is an external capacitance.

Taking into consideration the time taken by the oscillator of microcomputer to be stable, connect a  $4.7\mu$ F capacitor to the Ct pin.

(As the response time of detection can be slowed due to internal structure depending on the rising rate of power supply, avoid connecting a too large capacitance.)



Delayed output waveforms of Ct

### <Schmitt trigger circuit>

Since waveforms show a gentle rise due to the RC delay circuit, INV1, INV2, and R6 constitute a Schmitt trigger circuit to produce hysteresis so as to prevent each output from chattering.



# **Timing Chart**



		Input voltage							
	In normal operation	In failure	Restoration from failure	In backup state					
		(instantaneous drop)	(instantaneous drop)						
Output	Input voltage: 3V	Input voltage: 3V→2V	Input voltage: 2V→3V	Input voltage: 0V					
pin		Each output varies if the input	If the input voltage goes higher	Backup voltage: 3V					
		voltage drops to $V_{SL}$ or under	than $V_{SL}$ by 100mV, each output						
			varies after delay produced by						
			the delay circuit.						
V <sub>OUT</sub>	With SW Tr. set to ON, a	SW Tr. is turned OFF. A voltage	SW Tr. is turned ON after delay	V <sub>BAT</sub> -V <sub>F</sub>					
	voltage ( $V_{IN}$ - $V_{DROP}$ ) is output.	$(V_{\text{IN}}-V_{\text{EB}})$ is output by the diode	and a voltage ( $V_{IN}$ - $V_{DROP}$ ) is						
		between E and B of SW Tr.	output.						
RES	The output level is	As the state shifts from a logic low	A logic high is maintained, and						
	$V_{\text{OL}(\text{RES})}$ with a logic low.	to logic high, the output level	then shifts to a logic low.						
		becomes approximately equal to							
		the input voltage.							
RES	The output level is $V_{\text{OH}(\overline{\text{RES}})}$	As the state shifts from a logic	A logic low is maintained, and						
	with a logic high.	high to logic low, the output level	then shifts to a logic high.						
		becomes V <sub>OL(RES)</sub>							
CS	The output level is $V_{\text{OL}(\overline{\text{CS}})}$	As the state shifts from a logic low	A logic high is maintained, and	The output is a logic					
	with a logic low.	to logic high, the output level	then shifts to a logic low.	high and the output					
		becomes the voltage $V_{\text{IN}}\text{-}V_{\text{EB}}.$		level is $V_{BAT}$ - $V_{F}$					

REJ03D0528-0200 Rev.2.00 Jun 15, 2007 Page 7 of 12

# **Typical Characteristics**





### REJ03D0528-0200 Rev.2.00 Jun 15, 2007 Page 9 of 12



Downloaded from Elcodis.com electronic components distributor

# **Package Dimensions**





REJ03D0528-0200 Rev.2.00 Jun 15, 2007 Page 11 of 12

### M62023L/P/FP





REJ03D0528-0200 Rev.2.00 Jun 15, 2007 Page 12 of 12

### Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- <section-header>

  Panetase Decomponency of the best product of the segment of any intellectual property or other integers of the information in this document, our grant any intellectual property or other integers any electual examples.

  2. Stepses shall have to liability for damages or infragment of any intellectual property or other integers of the information in this document, our grant any intellectual property or other integers of the information in this document increases and integers of the information in this document.

  2. Stepses shall have to liability for damages or infragment of any intellectual property or other integers any any electual examples.

  2. Stepses shall have to liability for damages or infragment of any intellectual property or other integers any any electual examples.

  2. Stepses shall have to liability for damages or infragment of any intellectual property or other integers and application incruit examples.

  2. Stepses shall have to liability for damages or infragment of any intellectual property or other integers and application incruit examples.

  2. Stepses shall have to liability for damages or infragment, the apport data dagram.

  3. All formation included in this document such as product data.

  4. Stepses shall base of reases and any other integers and application incruit examples.

  3. Stepse shall base of reases and application.

  4. Stepse of the exception of the information in this document.

  4. Stepse of the exception of products specified by Renessa as assults for dual any atteriation in this document contains in this document.

  4. Stepse of the exception of p



### **RENESAS SALES OFFICES**

Refer to "http://www.renesas.com/en/network" for the latest and detailed information

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology Singapore Pte. Ltd. 1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510

http://www.renesas.com