## M52347SP/FP

## Sync Signal Processor

REJ03F0190-0200
Rev. 2.00
Sep 14, 2006

## Description

The M52347 automatically selects three types of synchronous signals containing separate sync (positive and negative polarities of 0.5 to $2.5 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}$ ), composite sync (positive and negative polarities of 0.5 to $2.5 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}$ ) and sync-on-video (sync negative polarity), and performs waveform shaping. The IC is optimum to synchronous signal processing for multi-scan type display monitor.

## Features

- Low power consumption with supply voltage of 5 V
- Capable of obtaining output information on whether to input synchronous signal, and on polarity
- Output of clamp pulse
- Equipped with V TIME GATE SW that enables selecting whether or not VD portion pulse is output from pin 14/15.
- Equipped with CLAMP SW that enables switching the clamp pulse output position.


## Application

Display monitor

## Recommended Operating Condition

Supply voltage range: $\quad \mathrm{V}_{\mathrm{CC}}=4.5$ to 5.5 V
Rated supply voltage: $\quad V_{C C}=5 \mathrm{~V}$

## Block Diagram



## Pin Arrangement



## Absolute Maximum Ratings

( $\mathrm{Ta}=25^{\circ} \mathrm{C}$, unless otherwise noted)

| Item | Symbol | Ratings | Unit |
| :--- | :--- | :---: | :---: |
| Supply voltage | $\mathrm{V}_{\mathrm{Cc}}$ | 6.0 | V |
| Power dissipation | Pd | $1237.6(\mathrm{SP}), 827.8$ (FP) | mW |
| Electrostatic discharge | Surge | $\pm 200$ | V |
| Operating temperature | Topr | -20 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg | -40 to +150 | ${ }^{\circ} \mathrm{C}$ |

## Electrical Characteristics

$\left(\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}\right.$, unless otherwise noted)

| Item | Symbol | Limits |  |  | Unit | Relay Condition |  |  |  | $\begin{gathered} \hline \text { TP } \\ \text { Condition } \\ \hline \end{gathered}$ |  | In <br> put <br> Pin | Input Condition | Output pin | Output waveform | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  | 4 | 6 | 8 | 16 | 3 | 10 |  |  |  |  |  |
| Circuit current | $\mathrm{I}_{\mathrm{Cc}}$ | 40 | 53 | 66 | mA | 2 | 2 | 2 | 2 | 5 V | 5 V | 16 | - | A | - |  |
| Pin 1 output Hi level | 1 OH | 4.0 | 5.0 | 5.0 | V | 2 | 1 | 1 | 1 | $\left\|\begin{array}{c} 0 \mathrm{~V} \\ 2.5 \mathrm{~V} \\ 5 \mathrm{~V} \end{array}\right\|$ | 5 V | $\begin{aligned} & 6 \\ & 8 \end{aligned}$ |  | 1 | DC | *1 |
| Pin 1 output Low level | 1 OL | 0 | 0.04 | 0.5 | V | 2 | 1 | 1 | 1 | $\left.\begin{gathered} 0 \mathrm{~V} \\ 2.5 \mathrm{~V} \\ 5 \mathrm{~V} \end{gathered} \right\rvert\,$ | 5 V | $\begin{aligned} & 6 \\ & 8 \end{aligned}$ |  | 1 | DC | *1, *2 |
| Pin 2 output Hi level | 2 OH | 4.0 | 5.0 | 5.0 | V | 2 | 1 | 1 | 1 | $\left\|\begin{array}{c} 0 \mathrm{~V} \\ 2.5 \mathrm{~V} \\ 5 \mathrm{~V} \end{array}\right\|$ | 5 V | $\begin{aligned} & 6 \\ & 8 \end{aligned}$ |  | 2 | DC | *1 |
| Pin 2 output Low level | 2 OL | 0 | 0.04 | 0.5 | V | 2 | 1 | 1 | 1 | $\left\|\begin{array}{c} 0 \mathrm{~V} \\ 2.5 \mathrm{~V} \\ 5 \mathrm{~V} \end{array}\right\|$ | 5 V | $\begin{aligned} & 6 \\ & 8 \end{aligned}$ |  | 2 | DC | *1, *2 |
| Pin 18 output Hi level | 18 OH | 4.0 | 5.0 | 5.0 | V | 2 | 1 | 1 | 1 | $\left\|\begin{array}{c} 0 \mathrm{~V} \\ 2.5 \mathrm{~V} \\ 5 \mathrm{~V} \end{array}\right\|$ | 5 V | $\begin{aligned} & 6 \\ & 8 \end{aligned}$ |  | 18 | DC | *1 |
| Pin 18 output Low level | 18 OL | 0 | 0.04 | 0.5 | V | 2 | 1 | 1 | 1 | $\left\|\begin{array}{c} 0 \mathrm{~V} \\ 2.5 \mathrm{~V} \\ 5 \mathrm{~V} \end{array}\right\|$ | 5 V | $6$ |  | 18 | DC | *1 |
| Pin 19 output Hi level | 19 OH | 4.0 | 5.0 | 5.0 | V | 2 | 1 | 1 | 1 | $\left\|\begin{array}{c} 0 \mathrm{~V} \\ 2.5 \mathrm{~V} \\ 5 \mathrm{~V} \end{array}\right\|$ | 5 V | $\begin{aligned} & 6 \\ & 8 \end{aligned}$ |  | 19 | DC | *1 |
| Pin 19 output Low level | 19 OL | 0 | 0.04 | 0.5 | V | 2 | 1 | 1 | 1 | $\left\|\begin{array}{c} 0 \mathrm{~V} \\ 2.5 \mathrm{~V} \\ 5 \mathrm{~V} \end{array}\right\|$ | 5 V | $\begin{aligned} & 6 \\ & 8 \end{aligned}$ |  | 19 | DC | *1 |
| Pin 14 output Hi level | 14 OH | 4.0 | 5.0 | 5.0 | V | 1 | 1 | 2 | 1 | $\left\|\begin{array}{c} 0 \mathrm{~V} \\ 2.5 \mathrm{~V} \\ 5 \mathrm{~V} \end{array}\right\|$ | 5 V | 4 6 |  | 14 | $\square^{----V}$ Meas |  |
| Pin 14 output Low level | 14 OL | 0 | 0.25 | 0.5 | V | 1 | 1 | 2 | 1 | $\left.\begin{gathered} 0 \mathrm{~V} \\ 2.5 \mathrm{~V} \\ 5 \mathrm{~V} \end{gathered} \right\rvert\,$ | 5 V | 4 6 |  | 14 | $\square$--- V Meas |  |

Notes: 1. The true value table depends on Table 1
2. 0.2 V P-p of input signal is equivalent to NON SYNC.

## Electrical Characteristics (cont.)

| Item | Symbol | Limits |  |  | Unit | Relay Condition |  |  |  | TP Condition |  | $\begin{array}{\|c\|} \hline \text { In } \\ \text { put } \\ \text { Pin } \end{array}$ | Input Condition | Output pin | Output waveform | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  | 4 | 6 | 8 | 16 | 3 | 10 |  |  |  |  |  |
| Pin 15 output Hi level | 15 OH | 4.0 | 5.0 | 5.0 | V | 1 | 1 | 2 | 1 | $\left\|\begin{array}{c} 0 \mathrm{~V} \\ 2.5 \mathrm{~V} \\ 5 \mathrm{~V} \end{array}\right\|$ | 5 V | $\begin{aligned} & 4 \\ & 6 \end{aligned}$ |  | 15 | $\square]^{----V \text { Meas }}$ |  |
| Pin 15 output Low level | 15 OL | 0 | 0.25 | 0.5 | V | 1 | 1 | 2 | 1 | $\left\|\begin{array}{c} 0 \mathrm{~V} \\ 2.5 \mathrm{~V} \\ 5 \mathrm{~V} \end{array}\right\|$ | 5 V | $\begin{aligned} & 4 \\ & 6 \end{aligned}$ |  | 15 | $\square_{\text {---- V Meas }}$ |  |
| Pin 17 output Hi level | 17 OH | 4.0 | 5.0 | 5.0 | V | 1 | 1 | 2 | 1 | $\left\|\begin{array}{c} 0 \mathrm{~V} \\ 2.5 \mathrm{~V} \\ 5 \mathrm{~V} \end{array}\right\|$ | 5 V | $\begin{aligned} & 4 \\ & 6 \end{aligned}$ |  | 17 | $\prod^{---\mathrm{V} \text { Meas }}$ |  |
| Pin 17 output Low level | 17 OL | 0 | 0.25 | 0.5 | V | 1 | 1 | 2 | 1 | $\left\|\begin{array}{c} 0 \mathrm{~V} \\ 2.5 \mathrm{~V} \\ 5 \mathrm{~V} \end{array}\right\|$ | 5 V | $\begin{aligned} & 4 \\ & 6 \end{aligned}$ | $\begin{aligned} & \text { T } \quad \begin{array}{l} 50 \mathrm{kHz} \\ 0.6 \mathrm{~V}_{\mathrm{P}-\mathrm{P}} \\ 50 \mathrm{kHz} \\ 2 \\ 2 \mathrm{~V} \mathrm{~V}_{\mathrm{P}-\mathrm{P}} \end{array} \end{aligned}$ | 17 | $\rfloor$--- V Meas |  |
| Pin 13 output Hi level | 13 OH | 4.0 | 5.0 | 5.0 | V | 2 | 2 | 1 | 1 | $\left.\begin{gathered} 0 \mathrm{~V} \\ 2.5 \mathrm{~V} \\ 5 \mathrm{~V} \end{gathered} \right\rvert\,$ | 5 V | 8 | $\square\left\ulcorner 1 \mu \mathrm{~s} \begin{array}{l} 50 \mathrm{kHz} \\ 2 \mathrm{~V}_{\mathrm{P}-\mathrm{P}} \end{array}\right.$ | 13 |  |  |
| Pin 13 output Low level | 13 OL | 0 | 0.25 | 0.5 | V | 2 | 2 | 1 | 1 | $\left\|\begin{array}{c} 0 \mathrm{~V} \\ 2.5 \mathrm{~V} \\ 5 \mathrm{~V} \end{array}\right\|$ | 5 V | 8 | $\square\left\ulcorner 1 \mu \mathrm{~s} \begin{array}{l} 50 \mathrm{kHz} \\ 2 \mathrm{~V}_{\mathrm{P}-\mathrm{P}} \end{array}\right.$ | 13 | $\rfloor---\mathrm{V}$ Meas |  |
| Pin 12 output Hi level | 12 OH | 4.0 | 5.0 | 5.0 | V | 1 | 1 | 2 | 1 | $\left\|\begin{array}{c} 0 \mathrm{~V} \\ 2.5 \mathrm{~V} \\ 5 \mathrm{~V} \end{array}\right\|$ | 5 V | $\begin{aligned} & 4 \\ & 6 \end{aligned}$ |  | 12 | $\square^{----V M e a s}$ |  |
| Pin 12 output Low level | 12 OL | 0 | 0.25 | 0.5 | V | 1 | 1 | 2 | 1 | $\left\|\begin{array}{c} 0 \mathrm{~V} \\ 2.5 \mathrm{~V} \\ 5 \mathrm{~V} \end{array}\right\|$ | 5 V | $\begin{aligned} & 4 \\ & 6 \end{aligned}$ | $\begin{array}{ll} \text { T } 1 \mu \mathrm{~s} & 50 \mathrm{kHz} \\ 0.6 \mathrm{~V}_{\mathrm{P}-\mathrm{P}} \\ 50 \mathrm{kHz} \\ 2 & 2 \mathrm{~V}_{\mathrm{P}-\mathrm{P}} \end{array}$ | 12 | $\rfloor$--- V Meas |  |
| Sync-Sep Sync input signal Max. noise amplitude voltage | SS-NV | - | - | 0.05 | $\mathrm{V}_{\mathrm{P}-\mathrm{P}}$ | 1 | 2 | 2 | 1 | $\left.\begin{array}{\|c\|} \hline 0 \mathrm{~V} \\ 2.5 \mathrm{~V} \\ 5 \mathrm{~V} \end{array} \right\rvert\,$ | 5 V | 4 | $\succeq 1 \mu \mathrm{~s} \begin{aligned} & 50 \mathrm{kHz} \\ & 0.05 \mathrm{~V}_{\mathrm{P}-\mathrm{P}} \end{aligned}$ | $\begin{aligned} & 14 \\ & 15 \\ & 17 \end{aligned}$ | No pulse must be output. | *3 |
| Sync-Sep Sync input signal Min. amplitude voltage | SS-LV | 0.2 | - | - | $\mathrm{V}_{\text {P-P }}$ | 1 | 2 | 2 | 1 | $\left\|\begin{array}{c} 0 \mathrm{~V} \\ 2.5 \mathrm{~V} \\ 5 \mathrm{~V} \end{array}\right\|$ | 5 V | 4 | $\text { T } 1 \mu \mathrm{~s} \frac{50 \mathrm{kHz}}{0.2 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}}$ | $\begin{aligned} & 14 \\ & 17 \end{aligned}$ | No pulse must be output in this portion. | *4 |
| CLAMP SW threshold voltage H | V3H | 2.8 | 3.1 | 3.4 | V | 2 | 1 | 2 | 1 | Variable | 5 V | $\begin{aligned} & 3 \\ & 6 \end{aligned}$ | DC voltage must be applied. $\square \Gamma 1 \mu \mathrm{~s} \begin{aligned} & 50 \mathrm{kHz} \\ & 2 \mathrm{~V}_{\mathrm{P}-\mathrm{P}} \end{aligned}$ | 14, 17 | $\frac{\sqrt{\square}}{\sqrt{\square}}$ | *5 |
| CLAMP SW threshold voltage H variable | V3L | 1.0 | 1.3 | 1.6 | V | 2 | 1 | 2 | 1 | $\begin{array}{\|c\|} \text { Vari- } \\ \text { able } \end{array}$ | 5 V | $\begin{aligned} & 3 \\ & 6 \end{aligned}$ | DC voltage must be applied. $\text { ป } 1 \mu \mathrm{~s} 5_{20 \mathrm{kHz}}^{50 \mathrm{k}-\mathrm{P}}$ | 14, 17 | $\frac{\square \longmapsto \rightarrow}{\square \square}$ | *6 |
| V TIME GATE <br> SW threshold voltage variable | V10 | 2.0 | 2.5 | 3.0 | V | 2 | 1 | 1 | 1 | $\begin{aligned} & 0 \mathrm{~V} \\ & 5 \mathrm{~V} \end{aligned}$ | Variable | $\begin{gathered} 6 \\ 8 \\ 10 \end{gathered}$ | $\begin{aligned} & \text { ป } 1 \mu \mathrm{~s} \begin{array}{l} 50 \mathrm{kHz} \\ 2 \mathrm{~V}_{\mathrm{P}-\mathrm{P}} \\ 50 \mathrm{kHz} \end{array} \\ & 2 \mathrm{~V}_{\mathrm{P}-\mathrm{P}} \end{aligned}$ <br> DC voltage must be applied. | 14 15 |  | *7 |

Notes: 3. Must not operate when input amplitude is $0.05 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}$ or less. (Pseudo noise signal)
4. Must operate when the input amplitude is $0.2 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}$ or more.
5. Checking output pulse for output with a voltage of 5 VDC applied, decrease the DC voltage and then measure the voltage when the output pulse is not output.
6. Checking output pulse for output with a voltage of 0 VDC applied, increase the DC voltage and then measure the voltage when the output pulse is not output.
7. Checking output pulse for output with a voltage of 5 VDC applied, decrease the DC voltage and then measure the voltage when the output pulse becomes narrow.

## Electrical Characteristics (cont.)

| Item | Symbol | Limits |  |  | Unit | Relay Condition |  |  |  | $\begin{gathered} \text { TP } \\ \text { Condition } \\ \hline \end{gathered}$ |  | $\begin{array}{\|c\|} \hline \text { In } \\ \text { put } \\ \text { Pin } \\ \hline \end{array}$ | Input Condition | Output pin | Output waveform | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  | 4 | 6 | 8 | 16 | 3 | 10 |  |  |  |  |  |
| $\mathrm{HD}^{+}$-delay time (A) | $\mathrm{HD}^{+}$-DA | - | 120 | 350 | ns | 1 | 1 | 2 | 1 | $\begin{aligned} & 0 \mathrm{~V} \\ & 5 \mathrm{~V} \end{aligned}$ | 5 V | $\begin{aligned} & 4 \\ & 6 \end{aligned}$ |  | 14 |  |  |
| $\mathrm{HD}^{+}$-delay time <br> (B) | $\mathrm{HD}^{+}-\mathrm{DB}$ | - | 80 | 350 | ns | 1 | 1 | 2 | 1 | $\begin{aligned} & 0 \mathrm{~V} \\ & 5 \mathrm{~V} \end{aligned}$ | 5 V | $4$ |  | 14 | $\begin{aligned} & \hline \text { Input } 6(50 \%) \\ & \text { Time } \\ & \text { Meas } \\ & \text { Output } 14(50 \%) \end{aligned}$ |  |
| $\mathrm{HD}^{+}$-delay time (C) | $\mathrm{HD}^{+}-\mathrm{DC}$ | - | 140 | 350 | ns | 1 | 1 | 2 | 1 | 2.5 V | 5 V | $\begin{aligned} & 4 \\ & 6 \end{aligned}$ | $\begin{aligned} & \text { ป } 1 \mu \mathrm{~s} \begin{array}{l} 50 \mathrm{kHz} \\ 0.6 \mathrm{~V}_{\mathrm{P}-\mathrm{P}} \\ 50 \mathrm{kHz} \\ 2 \mathrm{~V} \\ 2 \mathrm{~V} \mathrm{P}-\mathrm{P} \end{array} \end{aligned}$ | 14 |  |  |
| $\mathrm{HD}^{+}$-delay time (D) | $\mathrm{HD}^{+}-\mathrm{DD}$ | - | 120 | 350 | ns | 1 | 1 | 2 | 1 | 2.5 V | 5 V | $\begin{aligned} & 4 \\ & 6 \end{aligned}$ |  | 14 |  |  |
| $\mathrm{HD}^{-}$-delay time (A) | HD--DA | - | 70 | 350 | ns | 1 | 1 | 2 | 1 | $\begin{aligned} & 0 \mathrm{~V} \\ & 5 \mathrm{~V} \end{aligned}$ | 5 V | $\begin{aligned} & 4 \\ & 6 \end{aligned}$ |  | 15 |  |  |
| $\mathrm{HD}^{-}$-delay time (B) | $\mathrm{HD}^{-}-\mathrm{DB}$ | - | 120 | 350 | ns | 1 | 1 | 2 | 1 | $\begin{aligned} & 0 \mathrm{~V} \\ & 5 \mathrm{~V} \end{aligned}$ | 5 V | $\begin{aligned} & 4 \\ & 6 \end{aligned}$ |  | 15 | $\begin{aligned} & \text { Input } 6(50 \%) \\ & \text { Time } \\ & \text { Meas } \\ & \text { Output } 15(50 \%) \end{aligned}$ |  |
| $\mathrm{HD}^{-}$-delay time (C) | $\mathrm{HD}^{-}-\mathrm{DC}$ | - | 100 | 350 | ns | 1 | 1 | 2 | 1 | 2.5 V | 5 V | $\begin{aligned} & 4 \\ & 6 \end{aligned}$ | $\begin{gathered} \text { Ø } 1 \mu \mathrm{~s} \begin{array}{c} 50 \mathrm{kHz} \\ 0.6 \mathrm{~V}_{\mathrm{P}-\mathrm{p}} \\ 50 \mathrm{kHz} \\ 2 \mathrm{~V}_{\mathrm{P}-\mathrm{P}} \end{array} \\ \text { 【 } 1 \mu \mathrm{c} \end{gathered}$ | 15 | $\begin{aligned} & \text { Input } 4(50 \%) \underbrace{}_{\text {Time }} \\ & \text { Output } 15(50 \%) \text { Meas } \end{aligned}$ |  |
| $\mathrm{HD}^{-}$-delay time (D) | $\mathrm{HD}^{-}-\mathrm{DD}$ | - | 150 | 350 | ns | 1 | 1 | 2 | 1 | 2.5 V | 5 V | $\begin{aligned} & 4 \\ & 6 \end{aligned}$ |  | 15 |  |  |
| $\mathrm{CP}^{+}$-delay time (A) | CP ${ }^{+}$-DA | - | 90 | 350 | ns | 1 | 1 | 2 | 1 | 0 V | 5 V | $4$ |  | 17 | Input $6(50 \%)] \underset{ }{\text { Time }}$ |  |
| $\mathrm{CP}^{+}$-delay time (B) | $C P^{+}-\mathrm{DB}$ | - | 130 | 350 | ns | 1 | 1 | 2 | 1 | 2.5 V | 5 V | $\begin{aligned} & 4 \\ & 6 \end{aligned}$ | $\begin{gathered} \square \int 1 \mu \mathrm{~s} \\ 50 \mathrm{kHz} \\ 0.6 \mathrm{~V}_{\mathrm{P}-\mathrm{P}} \\ 50 \mathrm{kHz} \\ 2 \mathrm{~V} \text { P-P } \\ \hline \end{gathered}$ | 17 |  |  |
| $\mathrm{CP}^{+}$-delay time (C) | $C P^{+}-\mathrm{DC}$ | - | 90 | 350 | ns | 1 | 1 | 2 | 1 | 5 V | 5 V | $\begin{aligned} & 4 \\ & 6 \end{aligned}$ |  | 17 |  |  |
| CP ${ }^{+}$-PULSEWIDTH | $\mathrm{CP}^{+}$-PW | 250 | 400 | 550 | ns | 1 | 1 | 2 | 1 | $\left\|\begin{array}{c} 0 \mathrm{~V} \\ 2.5 \mathrm{~V} \\ 5 \mathrm{~V} \end{array}\right\|$ | 5 V | $\begin{aligned} & 4 \\ & 6 \end{aligned}$ |  | 17 | Output $17(50 \%)^{\text {Time }},$Meas <br> $\rightarrow$ |  |
| $\mathrm{VD}^{+}$-delay time (A) | $V D^{+}-\mathrm{DA}$ | - | 100 | 350 | ns | 2 | 2 | 1 | 1 | $\left\|\begin{array}{c} 0 \mathrm{~V} \\ 2.5 \mathrm{~V} \\ 5 \mathrm{~V} \end{array}\right\|$ | 5 V | 8 | $\succeq 1 \mu \mathrm{~s} \underset{\substack{50 \mathrm{kHz} \\ 2 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}}}{ }$ | 13 |  |  |
| $\mathrm{VD}^{+}$-delay time (B) | $V D^{+}-\mathrm{DB}$ | - | 70 | 350 | ns | 2 | 2 | 1 | 1 | $\left\|\begin{array}{c} 0 \mathrm{~V} \\ 2.5 \mathrm{~V} \\ 5 \mathrm{~V} \end{array}\right\|$ | 5 V | 8 | $\text { J } 1 \mu \mathrm{~s} \begin{aligned} & 50 \mathrm{kHz} \\ & 2 \mathrm{~V}_{\mathrm{P}-\mathrm{P}} \end{aligned}$ | 13 | Input $8(50 \%)$ Meas Mentput $13(50 \%)$ |  |
| V Sync-Sep threshold voltage H | V11H | 3.0 | 3.5 | 4.0 | V | 2 | 1 | 2 | 1 | $\begin{aligned} & 0 \mathrm{~V} \\ & 5 \mathrm{~V} \end{aligned}$ | 0 V | $\begin{gathered} 6 \\ 11 \end{gathered}$ | $\square\left\lceil 1 \mu \mathrm{~s} \begin{array}{l} 50 \mathrm{kHz} \\ 2 \mathrm{~V}_{\mathrm{P}-\mathrm{P}} \end{array}\right.$ <br> DC voltage must be applied. | 14 15 |  | *8 |
| V Sync-Sep threshold voltage L | V11L | 1.3 | 1.8 | 2.3 | V | 2 | 1 | 2 | 1 | $\begin{aligned} & 0 \mathrm{~V} \\ & 5 \mathrm{~V} \end{aligned}$ | 0 V | $\begin{gathered} 6 \\ 11 \end{gathered}$ | $\text { ปГ } 1 \mu \mathrm{~s} \mathrm{~s}_{2 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}}^{50 \mathrm{kHz}}$ <br> DC voltage must be applied. | 14 15 | $\begin{aligned} & \vec{\square} \square \square \end{aligned}$ | *9 |

Notes: 8. Checking output pulse for output with a voltage of 0 VDC applied, increase the DC voltage and then measure the voltage when the output pulse is not output.
9. Checking output pulse for output with a voltage of 5 VDC applied, decrease the DC voltage and then measure the voltage when the output pulse is output.

## Test Circuit



Pin Description

| Pin No. | Name | DC Voltage <br> (V) | Peripheral Circuit | Function |
| :---: | :---: | :---: | :---: | :---: |
| 1 | H.STATE | $0 V_{D C}$ or $5 V_{D C}$ |  | Logic output pin for horizontal synchronous signal When pin 6 input signal is POSI, outputs "H"; when NON, outputs "L"; and when NEG, outputs "H". |
| 2 | V.STATE | $0 V_{D C}$ or $5 V_{D C}$ | Same as pin 1 | Logic output pin for vertical synchronous signal When pin 8 input signal is POSI, outputs "H"; when NON, outputs "L"; and when NEG, outputs "H". |
| 3 | CLAMP SW | 2.2 V when open |  | This SW is available to change the generating position of clamp pulse for input signal. (See Table 2.) $\begin{aligned} & \mathrm{V}_{T H} \mathrm{~L}=0 \text { to } 1 \mathrm{~V} \\ & \mathrm{~V}_{T H} \mathrm{M}=1.6 \text { to } 2.8 \mathrm{~V} \\ & \mathrm{~V}_{T H} \mathrm{H}=3.4 \text { to } 5 \mathrm{~V} \end{aligned}$ |
| 4 | $\begin{aligned} & \text { GREEN } \\ & \text { IN } \end{aligned}$ | 2.8 V <br> when open |  | GREEN (SYNC ON VIDEO) input pin Input with negative sync. <br> Comparison of pin 4 input signal and reference voltage within the IC performs synchronous separation. |
| 5 | GND | - | - | Grounding |
| 6 | $\begin{aligned} & \text { COMP/H } \\ & \text { IN } \end{aligned}$ | $2.5 \mathrm{~V}$ <br> when open |  | Composite sync/H sync input pin. Bias is approx. 2.5 V and impedance is $10 \mathrm{k} \Omega$. <br> The internal double threshold comparator is used for shaping waveform and detecting polarity. Optimum input amplitude is $0.6 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}$ at pin 6. Up to approx. $50 \%$ of duty, waveform shaping and polarity detection can be done. |
| 7 | $\begin{aligned} & \text { COMP/H } \\ & \text { DET } \end{aligned}$ | 2.5 V when open (no signal) |  | External capacitance is required as a filter pin for detecting polarity and detecting non-input. As the value is larger, the ripple is smaller and less malfunction occurs. However, this lowers the response speed of detection. |
| 8 | V IN | 2.5 V <br> when open | Same as pin 6 | V sync input pin Same as pin 6 |
| 9 | V DET | 2.5 V when open (no signal) | Same as pin 7 | Same as pin 7 |

## Pin Description (cont.)

| $\begin{aligned} & \text { Pin } \\ & \text { No. } \end{aligned}$ | Name | DC Voltage <br> (V) | Peripheral Circuit | Function |
| :---: | :---: | :---: | :---: | :---: |
| 10 | V.TIME GATE SW | 3.2 V <br> when open |  | V TIME GATE SW pin <br> Can select whether to output the pulse of VD portion from pin 14, 15 output pulse. <br> The threshold voltage is approx. 2.5 V . $\begin{aligned} & \mathrm{V}_{\mathrm{TH}} \mathrm{~L}=0 \text { to } 2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{TH}} \mathrm{H}=3 \text { to } 5 \mathrm{~V} \end{aligned}$ |
| 11 | V S/S IN | - |  | V S/S IN pin Inputs a signal of having externally integrated composite sync for $V$ sync separation. |
| 12 | V S/S OUT | - |  | V S/S pulse output pin <br> No problem occurs when current of approx. 6 mA flows to internal part of the IC. To improve the rising speed, connect a resistance between power supplies. |
| 13 | VD ${ }^{+}$OUT | - | Same as pin 12 | $\mathrm{VD}^{+}$pulse output pin Same as pin 12 |
| 14 | $\mathrm{HD}^{+}$OUT | - | Same as pin 12 | $\mathrm{HD}^{+}$pulse output pin Same as pin 12 |
| 15 | HD`OUT | - | Same as pin 12 | $\mathrm{HD}^{-}$pulse output pin Same as pin 12 |
| 16 | $\mathrm{V}_{\mathrm{cc}}$ | 5 V | - | Power supply |
| 17 | $\begin{aligned} & \text { CLAMP }^{+} \\ & \text {OUT } \end{aligned}$ | - | Same as pin 12 | CLAMP ${ }^{+}$pulse output pin Same as pin 12 |
| 18 | H.POL. | $0 V_{D C}$ or $5 V_{D C}$ | Same as pin 1 | Logic output pin for horizontal synchronous signal When pin 6 input signal is POSI, outputs "L"; when NON, outputs "L"; and when NEG, outputs "H". |
| 19 | V.POL. | $\begin{gathered} 0 V_{D C} \text { or } \\ 5 V_{D C} \end{gathered}$ | Same as pin 1 | Logic output pin for vertical synchronous signal When pin 8 input signal is POSI, outputs "L"; when NON, outputs "L"; and when NEG, outputs "H". |
| 20 | CLAMP TIMING | $\sqrt{\int_{1.9 \mathrm{~V}}^{3.0 \mathrm{~V}}}$ |  | CLAMP TIMING pin <br> The clamp pulse width is determined depending on the external resistance and capacitance. As the resistance value and capacitance value are larger, the clamp pulse width is wider. |

Table 1 Decorder Logic Output

| Pin 6 Input <br> COMP/H | Pin 8 Input <br> V |  | Output Pin |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |
|  |  | $\mathbf{1}$ | $\mathbf{2}$ | $\mathbf{1 8}$ | $\mathbf{1 9}$ |  |
| POSI. | NON | H | L | L | L |  |
|  | POSI. | H | H | L | L |  |
|  | NEG. | H | H | L | H |  |
| NEG. | NON | H | L | H | L |  |
|  | POSI. | H | H | H | L |  |
|  | NEG. | H | H | H | H |  |
| NON. | NON | L | L | L | L |  |
|  | POSI. | L | H | L | L |  |
|  | NEG. | L | H | L | H |  |

Table 2 Clamp Pulse Position

| Input Signal |  | Pin 17 Output Signal |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Pin 4 | Pin 6 | Pin 3 "H" | Pin 3 "M" | Pin 3 "L" |
| O | X | 4 trailing edge | 4 trailing edge | 4 trailing edge |
| O | O | 6 leading edge | 4 trailing edge | 6 trailing edge |
| X | O | 6 leading edge | X | 6 trailing edge |

Table 3 Output Priority Order

| Input Signal |  |  | Output Signal |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Pin 3 " H " "L" |  | Pin 3 "M" |  |
| Pin 4 | Pin 6 | Pin 8 | Pins 12, 14, 15, 17 | Pin 13 | Pins 12, 14, 15, 17 | Pin 13 |
| 0 | X | X | 4 | 11 | 4 | 11 |
| 0 | 0 | X | 6 | 11 | 4 | 11 |
| 0 | X | 0 | 4 | 8 | 4 | 8 |
| 0 | 0 | 0 | 6 | 8 | 4 | 8 |
| X | X | X | X | X | X | X |
| X | 0 | X | 6 | 11 | X | X |
| X | X | 0 | X | 8 | X | 8 |
| X | 0 | 0 | 6 | 8 | X | 8 |

Table 4 Allowable Input Amplitude Voltage

| Pin 4 input amplitude |  |
| :---: | :---: |
| Pin 6 input amplitude |  |
| Pin 8 input amplitude |  |

## Application Method

## 1. Input Block

1) GREEN (SYNC ON VIDEO) IN (Pin 4)

Input with sync negative polarity.
Comparison of pin 4 input signal and the reference voltage of the inside of the IC performs the synchronous separation. When the input at pin 4 is less than or equal to the reference voltage ( 2.8 V ) and the flowing current is more than or equal to the input sensitivity current ( $200 \mu \mathrm{~A}$ or more), the signal is separated.
When only a synchronous signal is input into pin 4, the operatable amplitude and the duty are as shown in Figure 1.
If the IC does not operate normally with the video signal input, change the value of external resistance R to make the current optimum.
But, when capacity value is too big, output response becomes bad.
2) COMP/H IN, VIN (pins 6 and 8)

The composite sync input is connected to pin 6 . H and V of the separate sync input are connected to pins 6 and 8 , respectively. For each of pins 6 and 8 , the bias is 2.5 V and the impedance is 10 k . The internal double threshold converter is used for shaping waveform and for detecting polarity.
Average DC voltage of input signal is 2.5 V . Each threshold voltage is set at a voltage 0.3 V away from this voltage. If the duty ratio at pin 6 is small as shown in Figure 2, the optimum value is approx. $0.3 \mathrm{~V}_{\text {P-p }}$. If the duty ratio is large, the optimum value is approx. $0.6 \mathrm{~V}_{\mathrm{P}-\mathrm{p}}$. Figure 3 shows the allowable input amplitude and the reference value of duty test.
Only 5 V TTL input, decrease the amplitude by resistor splitting.
In addition, Figure 4 shows an example for improving the capability of the allowable duty when the input amplitude is $0.7 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}$ or more.
To use the IC out of the standard value, remove the filter from pins 7 and 9 , observe the waveform and check for a match with the waveform shown in Figure 5.


Figure 1


Figure 2


Figure 3


Figure 4


Figure 5
3) Polarity detection and non-input detection (pins 7 and 8)

External capacitance is required as a filter pin to detect polarity and non-input. As the value is larger, the ripple is smaller and less malfunction occurs. However, the response speed for detection is lower. A sufficient external capacitance is $0.05 \mu \mathrm{~F}$ with input of 15 kHz and $10 \mu \mathrm{~F}$ with input of 60 kHz . However, check the frequency of the input signal in use and the filter pin waveform with the duty ratio conditions, and then check that the value is 3.1 V or more ( 2.8 V in capability) with positive polarity input and 1.9 V or less ( 2.2 V in capability) with negative polarity input.
4) V S/S IN (pin 11)

Input a signal of having externally integrated composite sync for V sync separation.
Composite sync input into pin 6 is output to pin 12 . Output at 12 is externally integrated and is input into pin 11 for
V sync separation. With the waveform at pin 11, check that the H element has been fully dropped.
The threshold levels of sync separation, given hysteresis, are 3.5 V and 1.8 V .

|  |  |
| :--- | :--- | :--- |
| Input waveform at <br> pin 6 |  |
| Waveform at <br> pin 11 |  |
| Output waveform at <br> pin 13 |  |

## 2. Clamp Pulse

1) Clamp pulse width

CLAMP TIMING (Pin 20)
The clamp pulse width is determined by the external resistance and the capacitance. As the resistance value and capacitance value are larger, the clamp pulse width is wider.
The time constant is determined by the current flowing out of pin 20 and the capacitance value of the timing pin. The flow current at pin 20 is determined by the pin voltage and external resistance value. When the external resistance is 4.3 (that is $700 \mu \mathrm{~A}$ ) and the external capacitance is 220 pF , the pulse width is $0.4 \mu \mathrm{~s}$.
2) Clamp pulse position

CLAMP SW (pin 3)
When pin 3 is " M " or "L", fixing a higher-priority signal to the trailing edge results in occurrence of a clamp pulse. When pin 3 is " H ", and only GREEN is input, clamp pulse occurs at the trailing edge. A clamp pulse also occurs at the leading edge when COMP/H only is input or when both COMP/H and GREEN are input.


## 3. Sampling Pulse from VD Portion

V TIME GATE SW (Pin 10)
Whether to output the pulse of VD portion from pins 14 and 15 can be selected. When pin 10 is " H " or OPEN, pulse of the VD portion is output. When pin 10 is " L ", the pulse of the VD portion is not output.


## 4. Output Stage

1) Logic output (pins 1, 2, 18 and 19)

The output format is as shown in the diagram below.
When the internal load resistance of the IC is $20 \mathrm{k} \Omega$, a current of approx. 3 mA flows to the inside of the IC, no problem will occur.

2) Pulse output (pins 12, 13, 14, 15 and 17)

The output format is as shown in the diagram below.
When the internal load resistance of the IC is $1 \mathrm{k} \Omega$, a current of approx. 6 mA flows to the inside of the IC, no problem will occur.
To improve the rising speed, connect a resistance between power supplies. Note that the low level of the output pulse goes up.



## Typical Characteristics



Application Example ( $\mathrm{f}_{\mathrm{H}}=\mathbf{5 0} \mathbf{~ k H z}, \mathrm{f}_{\mathrm{V}}=\mathbf{8 0} \mathrm{Hz}$ )


## Package Dimensions



RenesasTechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
2. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time o publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein
The information described here may contain technical inaccuracies or typographical errors.
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).
3. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein
. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
4. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials
5. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
6. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein

## RENESAS SALES OFFICES

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

## Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501
Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900
Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIACenter, No. 1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120
Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

## Renesas Technology Hong Kong Ltd

7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2730-6071
Renesas Technology Taiwan Co., Ltd.
10th Floor, No.99, Fushing North Road, Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999
Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, \#06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001
Renesas Technology Korea Co., Ltd.
Kukje Center Bldg. 18th FI., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea
Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

## Renesas Technology Malaysia Sdn. Bhd

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510

