

# M66291GP/HP

ASSP (USB2.0 Device Controller)

# **1** Overview

The M66291 is a general purpose USB (Universal Serial Bus) device controller compliant with the USB Specification Revision 2.0 and supports full speed transfer. The USB transceiver circuit is included, and the M66291 meets all transfer types which are defined in the USB specification. The M66291 has FIFO of 3 Kbytes for data transfer and can set 7 endpoints (maximum). Each endpoint can be set programmable of its transfer condition, so can correspond to each device class transfer system of USB.

# 1.1 Features

- USB Specification Revision 2.0 compliant
- Supports Full Speed (12 Mbps) transfer
- Built-in USB transceiver circuit
- Built-in oscillation buffer (Supports 6M/12M/24 MHz of oscillator) and PLL at 48 MHz
- Supports Vbus direct connection (5 V withstand voltage input), D+ pin pullup output
- Supports all transfer type which is defined in the USB specification.(Control transfer / Bulk transfer / Interrupt transfer / Isochronous transfer)
- Low power consumption operation (Average 15 mA at operation)
- Robust against signal distortion on USB transfer line due to SIE/DPLL(Digital Phase Lock Loop) of the original design
- Easy making enumeration program and timing design because hardware manages the device state / control transfer state (transition timing)
- Reduction of CPU load due to continuous transmit/receive mode (the mode for buffering several transaction data into FIFO) This enables high performance and throughput improvement.
- Up to 7 endpoints (EP0 to EP6) selectable
- Data transfer condition selectable for each endpoint (EP1 to EP6)
  - Compatible to various applications (device class)
    - Data transfer type (Bulk transfer / Isochronous transfer / Interrupt transfer)
    - Transfer direction (IN, OUT)
    - $\bullet$  Packet size
- Built-in FIFO buffer (3 Kbytes) for endpoints
  - Buffering conditions of FIFO memory settable per endpoint (EP1 to EP6)
    - FIFO buffer size (up to 1Kbyte)
  - Presence/Absence of double buffer configuration (setting of buffer size x 2)
- Four pieces of configurable FIFO ports
  - Endpoint number allocation
  - Access method switching (CPU, DMAC)
  - Bit width (8-bit / 16-bit)
  - Endian switching
- "Interrupt queuing function" that eliminates the need of complicated factor analysis
- Connectable to various CPU/DMAC
  - Bus width(8-bit / 16-bit)
  - Interface voltage(2.7V to 5.5V)
  - Interrupt signal and DMA control signal polarities settable
  - Supports multi-word DMA (burst)
- FIFO access cycle of maximum 24 Mbytes/sec

## Applications Support all PC peripheral built-in USB




Figure 1.1-1 M66291GP Pin Configuration





Figure 1.1-2 M66291HP Pin Configuration

# 1.2 Block Diagram






Figure 1.2 M66291 Block Diagram

# 1.2.1 USB-IP

The USB-IP block contains a serial interface engine, a transfer controller, an endpoint controller, a FIFO memory controller, an interrupt controller, and a CPU interface register.

#### (1) Serial Interface Engine (SIE)

The serial interface engine (SIE) executes low-order protocols processing of USB as follows:

- Extracts receive data/clock and generates transmit clock
- Serial parallel conversion of transmit/receive data
- NRZI (Non Return Zero Invert) encoding and decoding
- Bit stuffing and destuffing
- SYNC (Synchronization pattern) and EOP (End Of Packet) detection
- USB address and endpoint detection
- CRC (Cyclic Redundancy Check) generation and checking

#### (2) Transfer Controller

The transfer controller executes device state transition control and control transfer sequence control.

#### (3) Endpoint Controller

The endpoint controller executes status control per endpoint.

#### (4) FIFO Memory Controller

The FIFO memory controller controls the write/read of the transmit/receive data at SIE (USB bus) side and internal bus (CPU bus) side under state control by the endpoint controller.

#### (5) Interrupt Controller

The interrupt controller outputs the status signals outputted by transfer controller and endpoint controller to INT0, INT1/SOF interrupt pins according to the CPU interface register setting.

#### (6) CPU Interface Register

The CPU interface register block is composed of the registers for mode setting, command setting and status reading.

## 1.2.2 Bus Interface Unit (BIU)

The bus interface unit (BIU) is a circuit to conform USB-IP to LSI external bus.

# 1.2.3 FIFO Memory

The FIFO memory is a FIFO for endpoint transmit/receive. It is possible to set 6 endpoints EP1 to EP6 in addition to EP0, the endpoint for control transfer.

# 1.2.4 I/O Block

The I/O block is composed of USB transceiver, oscillation buffer, 48 MHz PLL, Vbus input circuit and D+ pin pullup control circuit.

#### (1) USB Transceiver

The USB transceiver, conforming to the USB Specification Revision 2.0, is composed of a pair of 2 pieces of drivers D+/D- complying with full speed transfer mode, a pair of 2 pieces of single end receivers and a differential input receiver. A serial resistance for impedance matching is needed external to the chip.

# (2) Oscillation Buffer, 48 MHz PLL

The 48 MHz clock with accuracy  $\pm$  0.25% is needed at the USB-IP block. The M66291 has a built-in oscillation buffer and a 48 MHz PLL. The PLL is capable of setting the multiplication number depending on the program and can therefore be connected with an external oscillation of 6, 12 or 24 MHz. Further, it can also be operated by the external 48 MHz clock without using the PLL function.

# (3) Vbus Input Circuit, D+ Pin Pullup Control Circuit

The M66291 is capable of learning the connection status with host/hub by means of Vbus pin, and can inform the state of preparation at device side to host/hub by turning on/off the 1.5 K $\Omega$  D+ pin pullup.

The Vbus input buffer which is 5 V tolerant can be directly connected to the Vbus pin on the USB bus.

The current from TrON pin is supplied by Vbus input. Since the D+/D- pins of USB bus are operated at 0 V to 3.3 V, the TrON pin reduces the voltage to 3.3 V before output.

Since the USB is constantly pulled down by 15 K $\Omega$  at host/hub side when connected electrically, a current of 0.2 mA continuously flows into the D+ pin through the pullup resistance.

# 1.3 Pin Functions

Item	Pin name	Input/	Function	Pin
		Output		Count
Bus	D7~D0	Input/	Data Bus	8
interface		Output	This is a data bus to access the register from the system bus.	
	D14/P6~	Input/	Data Bus / Port Signal	7
	D8/P0	Output	P6 to P0 are used as port signals when selected to 8-bit bus interface.	
			D14 to D8 are used as data signals when selected to 16-bit bus interface.	
	D15/A0	Input/	D15 Signal / A0 Signal	1
		Output	A0 (LSB) is used as an address signal when selected to 8-bit bus interface.	
			D15 (MSB) is used as an data signal when selected to 16-bit bus interface.	
	A6~A1	Input	Address Bus	6
			This is an address bus to access the register from the system bus.	
	*CS	Input	Chip Select	1
			"L" level enables communication with the M66291.	
	*LWR	Input	Low-write Strobe	1
			The lower data (D7 to D0) is written to the register at "L" level.	
	*HWR/*BYTE	Input	High-write Strobe / Bus Width Select	1
			With the reset signal set to "H" level, the 8-bit bus interface is selected if this	
			pin is at "L" level. Further, if this pin is at "H" level, the 16-bit bus interface is	
			selected. When the 16-bit bus interface is selected, the upper data (D15 to	
			D8) is written to the register at "L" level.	
			Fix to "L" level when set to 8-bit bus interface.	
	*RD	Input	Read Strobe	1
			Data are read from registers at "L" level	
Interrupt	*INT0	Output	Interrupt 0	1
interface	(Note 1)		Interrupts are requested to the system at "L" level.	
	*INT1/*SOF	Output	Interrupt 1 / SOF Output	1
	(Note 1)		This pin is used as an interrupt 1 or as a SOF output pin to transmit USB SOF	
			signal according to register setting.	
DMA	*Dreq0	Output	DMA Request 0	1
interface	(Note 1)		This pin is used to request DMA transfer to endpoint FIFO for DMA channel 0.	
	*Dack0	Input	DMA Acknowledge 0	1
	(Note 1)		This pin enables access of FIFO by DMA transfer for DMA channel 0.	
	*Dreq1	Output	DMA Request 1	1
	(Note 1)		This pin is used to request DMA transfer to endpoint FIFO for DMA channel 1.	

Item	Pin Name	Input/		Function	Pin					
		Output			Count					
DMA	*Dack1	Input	DMA Ackno	wledge 1	1					
interface	(Note1)		This pin enab	bles access of FIFO by DMA transfer for DMA channel 1.						
	*TC1	Input	Terminal Co	unt 1	1					
			This pin indic	ates the final transfer cycle at "L" level for DMA channel 1.						
			This is valid o	only in write cycle. Set to "H" level when not used.						
USB	D+	Input/	USB Data (+	)	1					
interface		Output	D+ of USB. C	D+ of USB. Connect an external resistance in series.						
	D-	Input/	USB Data (-)		1					
		Output	D- of USB. C	onnect an external resistance in series.						
	Vbus	Input	Vbus Input (	with built-in pulldown resistance)	1					
			Connect to th	ne Vbus of USB bus or to the 5V power supply.						
			Connection of	or shutdown of the Vbus can be detected.						
	TrON	Output	TrON Outpu	t	1					
			This pin is co	nnected to the D+ pullup resistance of 1.5 K $\Omega$ .						
			This pin is us	ed to control ON/OFF of the pullup resistance.						
Others	*RST	Input	Reset		1					
			This pin is us	sed to initialize the values of the internal register or the counter at						
			"L" level.							
	Xin	Input	Oscillator	These pins are used to input/output the signals of internal clock	1					
			Input	oscillation circuits. Connect a crystal unit between Xin and Xout						
				pins.						
	Xout	Output	Oscillator	If an external clock signal is used, connect it to the Xin pin and	1					
			Output	leave the Xout pin open.						
	TEST	Input	TEST Input	(with built-in pulldown resistance)	1					
			This pin is in	out for the test. Set to "L" level or keep open.						
	CoreVcc	_	Core Power Supply							
	(Note 2)		These pins a	re used as the power source for internal logic, FIFO memory, PLL						
			circuit, USB t	ransceiver and oscillation buffer.						
	IOVcc	-	I/O Power S	upply	2					
	(Note 3)									
	GND — Ground									

A pin preceded by an asterisk "\*" is an active low pin.

(Example: \*CS pin is an active low,  $\overline{CS}$ )

- Note 1: The polarities of \*Dreq, \*Dack, \*INT, and \*SOF pins can be changed by the internal registers.
- Note 2: The Xin, Xout, Vbus, D+ and D- pins are all driven by CoreVcc.

Note 3: The pins for bus interface, interrupt, DMA control, reset and test are all driven by IOVcc. See Figure 1.2.

Rev1.01 2004.11.01 page 8 of 122

# **2**Registers

D Bit Nur	nbers :		-											mbers es are	
② State c	f Register at	Reset :													
		The "	H/W re	eset" is	s the re	eset by	an ex	-	reset s	-					al numbe et by the
③ At Rea	d:	? 0	Read of Read o	enable disable always always	ed (Rea as 0	ad valu	ue inva	alid)							
④ At Writ	e:	Δ —	Write Write	disable	condi ed (Do	-			ome co at writ		ns at w	vrite)			
	francaanta	X	vvrite	disable	ea										
	f representation ented in the s b15 14 Abit 0 0 0 0 0 0	ion>			10	9	8	7	6	5	4	3	2	1	b0
Not implement ① →	b15 14 b15 14 Abit 0 0 0 0	ion> shaded 13 Bbit 0 0	portior 12 Cbit	۱.		9	8	7	6	5	<h< td=""><td>② I/W res <s< td=""><td>set : H</td><td>l'0000&gt; set : -&gt;</td><td></td></s<></td></h<>	② I/W res <s< td=""><td>set : H</td><td>l'0000&gt; set : -&gt;</td><td></td></s<>	set : H	l'0000> set : ->	
Not implement ① →	b15 14 b15 14 Abit 0 0 0 0	ion> shaded 13 Bbit 0 0 0	portior 12 Cbit	۱.	10	9 unctio		7	6	5	<h< td=""><td>② I/W res <s< td=""><td>set : H</td><td>l'0000&gt;</td><td></td></s<></td></h<>	② I/W res <s< td=""><td>set : H</td><td>l'0000&gt;</td><td></td></s<>	set : H	l'0000>	
Not impleme The set and the s	Abit 0 0 0 0 0 0	ion> shaded 13 Bbit 0 0 0	portior 12 Cbit	۱.	10			7	6	5	<h< td=""><td>② I/W res <s< td=""><td>set : H 6/W re</td><td>l'0000&gt; set : -&gt; set : -&gt;</td><td></td></s<></td></h<>	② I/W res <s< td=""><td>set : H 6/W re</td><td>l'0000&gt; set : -&gt; set : -&gt;</td><td></td></s<>	set : H 6/W re	l'0000> set : -> set : ->	
Not impleme ① → HW reset SW reset USB bus reset b	Abit 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	ion> shaded 13 Bbit 0 0 0	portior 12 Cbit 0 0	۱.	10 F	unctio	n	7	-	5	<h< td=""><td>② I/W res <s< td=""><td>Set : H G/W re Dus re</td><td>l'0000&gt; set : -&gt; set : -&gt; W</td><td></td></s<></td></h<>	② I/W res <s< td=""><td>Set : H G/W re Dus re</td><td>l'0000&gt; set : -&gt; set : -&gt; W</td><td></td></s<>	Set : H G/W re Dus re	l'0000> set : -> set : -> W	
Not impleme The reset of the r	A bit	ion> shaded 13 Bbit 0 0 0	portior 12 Cbit 0 0	۱.	10 F 0 1 0	unctio	n		-	5	<h< td=""><td>② I/W res <s< td=""><td>set : H S/W re Dus re R 0</td><td>I'0000&gt; set : -&gt; set : -&gt; W -</td><td></td></s<></td></h<>	② I/W res <s< td=""><td>set : H S/W re Dus re R 0</td><td>I'0000&gt; set : -&gt; set : -&gt; W -</td><td></td></s<>	set : H S/W re Dus re R 0	I'0000> set : -> set : -> W -	
Not impleme Tw reset SW reset JSB bus reset b 15 14	Bit nam Bit nam Reserve A bit ( C bit	ion> shaded 13 Bbit 0 0 0	portior 12 Cbit 0 0 0 )	۱.	10 F 0 1 0 1 0	unctio	n		-	5	<h< td=""><td>② I/W res <s< td=""><td>Set : H G/W re Dus re R 0 0</td><td>l'0000&gt; set : -&gt; set : -&gt; W - 0</td><td></td></s<></td></h<>	② I/W res <s< td=""><td>Set : H G/W re Dus re R 0 0</td><td>l'0000&gt; set : -&gt; set : -&gt; W - 0</td><td></td></s<>	Set : H G/W re Dus re R 0 0	l'0000> set : -> set : -> W - 0	

Rev1.01 2004.11.01 page 9 of 122

The M66291 register mapping is shown in Figure 2.1 and Figure 2.2, and each register is described below.

Address	+1 address	+0 address			Reset state	
	b15 b8	b7	b0	H/W	S/W	USB bus
H'00	USB Operation	Enable Register		H'0000	-	-
H'02	Remote Wal	keup Register		H'0000	H'0000	-
H'04	Sequence Bit	Clear Register		H'0000	H'0000	-
H'06	(Res	erved)				
H'08	USB_Addr	ess Register		H'0000	H'0000	H'0000
H'0A	Isochronous S	Status Register		H'0000	H'0000	-
H'0C	SOF Cont	rol Register		H'0000	H'0000	-
H'0E	Polarity S	et Register		H'0000	H'0000	-
H'10	Interrupt Ena	ble Register 0		H'0000	H'0000	-
H'12	Interrupt Ena	ble Register 1		H'0000	H'0000	-
H'14	Interrupt Ena	ble Register 2		H'0000	H'0000	-
H'16	Interrupt Ena	ble Register 3		H'0000	H'0000	-
H'18	Interrupt Sta	tus Register 0		H'0000	H'0000	Note
H'1A	Interrupt Sta	tus Register 1		H'0000	H'0000	-
H'1C	Interrupt Sta	tus Register 2		H'0000	H'0000	-
H'1E	Interrupt Sta	tus Register 3		H'0000	H'0000	-
H'20	Request	t Register		H'0000	H'0000	-
H'22	Value	Register		H'0000	H'0000	-
H'24	Index I	Register		H'0000	H'0000	-
H'26	Length	Register		H'0000	H'0000	-
H'28	Control Transfer	Control Register		H'0000	-	-
H'2A	EP0 Packet	Size Register		H'0008	-	-
H'2C	Automatic Respon	se Control Register		H'0000	-	-
H'2E	(Res	erved)				
H'30	EP0_FIFO S	elect Register		H'0000	-	-
H'32	EP0_FIFO C	ontrol Register		H'0800	-	-
H'34	EP0_FIFO	Data Register		????	-	-
H'36	EP0_FIFO Continuous Tra	ansmit Data Length Re	gister	H'0000	-	-
lote : Refer to each re	egister described below.					

Figure 2.1 Register Mapping (1)

Address	+1 address	+0 address		Reset state	۱ <u>.</u>
	b15 b8	b7 b0	H/W	S/W	USB bus
H'38	(Rese	erved)			
H'3A	(Rese	erved)			
H'3C	(Rese	erved)			
H'3E	(Rese	erved)			
H'40	CPU_FIFO S	elect Register	H'0000	-	-
H'42	CPU_FIFO C	ontrol Register	H'0800	-	-
H'44	CPU_FIFO [	Data Register	????	-	-
H'46	SIE_FIFO St	atus Register	H'0000	-	-
H'48	D0_FIFO Se	elect Register	H'0000	-	-
H'4A	D0_FIFO Co	ntrol Register	H'0800	-	-
H'4C	D0_FIFO D	ata Register	????	-	-
H'4E	DMA0_Transaction	on Count Register	H'0000	-	-
H'50	D1_FIFO Se	elect Register	H'0000	-	-
H'52	D1_FIFO Co	ntrol Register	H'0800	-	-
H'54	D1_FIFO D	ata Register	????	-	-
H'56	DMA1_Transaction	on Count Register	H'0000	-	-
H'58	FIFO State	us Register	H'0000	H'0000	-
H'5A	Port Contr	ol Register	H'0000	-	-
H'5C	Port Data	a Register	H'0000	-	-
H'5E	Drive Current	Adjust Register	H'0000	-	-
H'60	EP1 Configura	tion Register 0	H'0000	-	-
H'62	EP1 Configura	tion Register 1	H'0040	-	-
H'64	EP2 Configura	tion Register 0	H'0000	-	-
H'66	EP2 Configura	tion Register 1	H'0040	-	-
H'68	EP3 Configura	tion Register 0	H'0000	-	-
H'6A	EP3 Configura	tion Register 1	H'0040	-	-
H'6C	EP4 Configura	ition Register 0	H'0000	-	-
H'6E	EP4 Configura	tion Register 1	H'0040	-	-
H'70	EP5 Configura	tion Register 0	H'0000	-	-
H'72	EP5 Configura	tion Register 1	H'0040	-	-
H'74	EP6 Configura	tion Register 0	H'0000	-	-
H'76	EP6 Configura	tion Register 1	H'0040	-	-

Figure 2.2 Register Mapping (2)

# 2.1 USB Operation Enable Register

■ USB Operation Enable Register (USB\_ENABLE)

<Address : H'00>

b15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	b0
XCKE	PLLC	Х	tal	SCKE	USBPC	Tr_	on								USBE
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	-	-	-	1	-	-	-	-	-	-	-	-	-	-	-

<H/W reset : H'0000>

<S/W reset : ->

		<usb t<="" th=""><th>103 10</th><th>501. 2</th></usb>	103 10	501. 2
b	Bit name	Function	R	W
15	XCKE	0: Disable oscillation buffer (Disable clock supply to inside	0	0
	Oscillation Buffer Enable	PLL)		
		1: Enable oscillation buffer (Enable clock supply to inside		
		PLL)		
14	PLLC	0: Disable PLL (PLL through)	0	0
	PLL Operation Enable	1: Enable PLL		
13~12	Xtal	00: External clock frequency : 48 MHz (PLL through)	0	0
	Clock Select	10 : External clock frequency : 24 MHz		
		01: External clock frequency : 12 MHz		
		11: External clock frequency : 6 MHz		
11	SCKE	0: Disable Internal clock	0	0
	Internal Clock Enable	1 : Enable Internal clock		
10	USBPC	0: Disable USB transceiver	0	0
	USB Transceiver Power Control	1: Enable USB transceiver		
9~8	Tr_on	00 : TrON output ="Hi-Z" (SIE operate stop)	0	0
	Tr_on Output Control	01 : TrON output ="L"		
		10: Reserved		
		11 : TrON output ="H"		
7~1	Reserved. Set it to "0".		0	0
0	USBE	0: S/W reset state	0	0
	USB Module Operation Enable	1: S/W reset state release		

·

## (1) XCKE (Oscillation Buffer Enable) Bit (b15)

This bit sets enable/disable of the oscillation buffer. The output clock from the oscillation buffer is supplied to the PLL. Refer to Figure 2.3.

## (2) PLLC (PLL Operation Enable) Bit (b14)

This bit sets enable/disable of PLL.

When this bit is set to "1", the external clock into the PLL is multiplied according to the value set in the Xtal bits before being output to the core block. Set the XCKE bit to "1" and wait until the oscillation circuit starts and becomes stable before setting this bit to "1".

When this bit is set to "0", PLL stops operation and the external clock into the PLL is output to the core block without being multiplied. Hence, be sure to supply the 48 MHz clock to the oscillation buffer when setting this bit to "0".

Refer to Figure 2.3.

#### (3) Xtal (Clock Select) Bits (b13~b12)

These bits set the multiplication factor of the external clock into PLL. Since it is necessary to supply 48 MHz to the core block, the setting values of these bits are determined by the clock frequency to be input into the PLL. Refer to Figure 2.3.

## (4) SCKE (Internal Clock Enable) Bit (b11)

This bit sets the clock supply into the core block. Set the PLLC bit to "1" and wait until the oscillation of the PLL stabilizes before setting this bit to "1". Refer to Figure 2.3.




Figure 2.3 Clock Control

# (5) USBPC (USB Transceiver Power Control) Bit (b10)

This bit sets the enable/disable of the USB transceiver block of I/O block. Even if this bit is set to "0", it is possible to receive the resume signal during the Suspended state (DVSQ bits = "1xx"). It is necessary that the Tr\_on bits be set to "x1" (during operation of SIE block).

# (6) Tr\_on (Tr\_on Output Control) Bits (b9~b8)

These bits set the TrON signal output from I/O block and the enable/disable of SIE block in core block.

#### (7) USBE (USB Module Operation Enable) Bit (b0)

```
This bit sets S/W reset.
```

.

When this bit is set to "0", the M66291 enters the S/W reset state and the registers are set to their S/W reset state.

Rev1.01 2004.11.01 page 13 of 122

# 2.2 Remote Wakeup Register

Remote Wakeup Register (REMOTE\_WAKEUP)

<Address : H'02>

b15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	b0
															WKUP
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
													<h <="" td=""><td>W reset</td><td>: H'0000&gt;</td></h>	W reset	: H'0000>
													<s <="" td=""><td>W reset</td><td>: H'0000&gt;</td></s>	W reset	: H'0000>
													<	JSB bus	reset : ->

b	Bit name	Function	R	W
15~1	Reserved. Set it to "0".		0	0
0	WKUP	■ Read	0	0
	Remote Wakeup	0: Do not output the remote wakeup signal		
		1: Output the remote wakeup signal		
		■ Write		
		0: Invalid (Ignored when written)		
		1: Output the remote wakeup signal		

## (1) WKUP (Remote Wakeup) Bit (b0)

This bit controls the output of the remote wakeup signal (K state output).

This bit is valid only when the device state is "suspend" (DVSQ bits = "1xx"). The writing of "1" to this bit is ignored when the device state is not suspend.

When "1" is written to this bit, the K state is output for 10 ms. The bit is automatically cleared to "0" after K state output.

The bus idle state continues (this WKUP bit = "1") for 2 ms after the Suspend state is detected when "1" is written to this bit before outputting the K state for 10 ms.

The 2 ms and 10 ms time intervals are counted using a clock. Make sure that the counting stops if the clock is not supplied (Note).

Note : SCKE bit = "0" when XCKE bit = "1 ", or XCKE bit = "0".

# 2.3 Sequence Bit Clear Register

■ Seq	uence E	Bit Clea	r Regist	er (SEC	QUENC	E_BIT)							<ac< th=""><th>ddress :</th><th>H'0</th><th>4&gt;</th></ac<>	ddress :	H'0	4>
b15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	b	0
												SQCLR				
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	)
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	)
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
													<h <="" td=""><td>W reset</td><td>: H'0</td><td>&lt;000</td></h>	W reset	: H'0	<000
													<s <="" td=""><td>W reset</td><td>: H'0</td><td>&lt;000</td></s>	W reset	: H'0	<000
													<l< td=""><td>JSB bus</td><td>rese</td><td>et : -&gt;</td></l<>	JSB bus	rese	et : ->
b			Bit n	ame						Functi	on			F	२	W
15~7	Reser	ved. Set	it to "0".											(	)	0
6~0	SQCL	R					Write							(	5	0

-				
15~7	Reserved. Set it to "0".		0	0
6~0	SQCLR	■ Write	0	0
	Sequence Bit Clear	0: Invalid (Ignored when written)		
		1: Clear Sequence bit		
		b6 corresponds to EP6,b1 corresponds to EP1 and b0		
		corresponds to EP0.		

## (1) SQCLR (Sequence Bit Clear) Bits (b6~b0)

These bits clear the sequence bit (the bit controlled by H/W) and turns the data PID into DATA 0 PID. This bit immediately returns to "0" after writing "1".

In the transfers after the sequence bit is cleared, the sequence bit is toggled through H/W control. At S/W reset (USBE bit = "1") and USB bus reset, the sequence bit of each endpoint is not cleared.

# Note : Be sure to set the response PID of the endpoint whose sequence bit is desired to be cleared to NAK (EP0\_PID bits = "00"/EPi\_PID bits = "00") before writing "1" to this bit.

# 2.4 USB\_Address Register

USE	USB_Address Register (USB_ADDRESS) <address :<="" th=""><th>H'08&gt;</th></address>												H'08>		
b15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	b0
												USB_Add	łr		
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
													<s <="" td=""><td>W reset</td><td>: H'0000&gt; : H'0000&gt; : H'0000&gt;</td></s>	W reset	: H'0000> : H'0000> : H'0000>
b			Bit n	ame						Functi	on				R W
											•••				
15~7	Reser	ved. Set	it to "0".												0 0
6~0	USB_	Addr					Read							C	> ×
	USB_	Address					USB add	dress as	signed b	y the hos	st				
L	000_						000 444	ai 000 000	Jighted b	,					

# (1) USB\_Addr (USB\_Address) Bits (b6~b0)

These bits store the USB address assigned by the host.

On receiving SET\_ADDRESS request from the host at default state (DVSQ bits = "001"), the requested device address value is set to this register when the response is made through zero-length packet in status stage. The device address value is set to these bits at the time of zero-length packet transmit even if the ASAD bit is set to "0" (automatic response is invalid).

# 2.5 Isochronous Status Register

■ Isochronous Status Register (ISOCHRONOUS\_STATUS)

<Address : H'0A>

b15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	b0
				FMOD						FRNM					
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
													<h <="" td=""><td>W reset</td><td>: : H'0000&gt;</td></h>	W reset	: : H'0000>
													<s <="" td=""><td>W reset</td><td>: H'0000&gt;</td></s>	W reset	: H'0000>
													<	JSB bu	s reset : ->
h			Bit r	ame						Funct	ion				R W

b	Bit name	Function	R	W
15~12	Reserved. Set it to "0".		?	0
11	FMOD	0: At SOF receive	0	0
	Frame Number Mode	1: At Isochronous transfer complete		
10~0	FRNM	Stores the frame number	0	×
	Frame Number			

This register is valid only for isochronous transfer. In other words, the register is valid status for the endpoint that is set EPi\_TYP bits to "11".

## (1) FMOD (Frame Number Mode) Bit (b11)

This bit sets the storage timing of the frame number to be stored to the FRNM bits.

When this bit is set to "0", when the SOF packet is properly received, the frame number of the received SOF packet gets stored.

When this bit is set to "1", when the isochronous packet transfer completes, the frame number of the properly received SOF packet gets stored.

## (2) FRNM (Frame Number) Bits (b10~b0)

The frame number is stored in the FRNM with the timing set by the FMOD bit of this register. Here, the SOFR bit is set to "1".

13~0

# 2.6 SOF Control Register

				/												-
b15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	bC	)
SOFOE	SOFA															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
													<ل	JSB bus	reset	:->
b			Bit n	ame						Functi	on			F	۲ ۱	N
15	SOFC	ЭE					0 : Dis	sable SC	)F signal	output				(	) C	С
	SOF 0	Dutput E	nable				1: En	able SO	F signal	output						
14	SOFA						0: "L'	active						(	) C	С

"H" active

1:

<Address : H'0C>

SOF Control Register (SOF\_CNT)

## (1) SOFOE (SOF Output Enable) Bit (b15)

Reserved. Set it to "0".


SOF Polarity

This bit sets the enable/disable of SOF signal output.

When this bit is set to "1", if SOF packet is received, the INT1/SOF pin outputs SOF signal. The output polarity is set by SOFA bit.

The SOF signal outputs the pulse (approx. 0.67 us) equivalent to 32 clocks of the 48 MHz clock after receiving the PID field. Refer to Figure 2.4.

Since the INT1 pin is double-function pin, do not allocate the interrupt signal to this pin when using the SOF signal (Set by the Polarity Set Register).



# Figure 2.4 SOF Signal Output Timing

# (2) SOFA (SOF Polarity) Bit (b14)

This bit sets the output polarity of SOF signal.

# 2.7 Polarity Set Register

Polarity Set Register (POLARITY\_CNT)

<Address : H'0E>

b15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	b0
VB01	RM01	SF01	DS01	CT01	BE01	NR01	RD01						RDYM	INTL	INTA
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-

<H/W reset : H'0000> <S/W reset : H'0000>

<USB bus reset · ->

		<usb b<="" th=""><th>ous re</th><th>set : -:</th></usb>	ous re	set : -:
b	Bit name	Function	R	W
15	VB01	0: Assigns to INT0 pin	0	0
	Vbus Interrupt Assign	1: Assigns to INT1 pin (Note)		
14	RM01	0: Assigns to INT0 pin	0	0
	Resume Interrupt Assign	1: Assigns to INT1 pin (Note)		
13	SF01	0: Assigns to INT0 pin	0	0
	SOF Detect Interrupt Assign	1: Assigns to INT1 pin (Note)		
12	DS01	0: Assigns to INT0 pin	0	0
	Device State Transition Interrupt Assign	1: Assigns to INT1 pin (Note)		
11	CT01	0: Assigns to INT0 pin	0	0
	Control Transfer Transition Interrupt Assign	1: Assigns to INT1 pin (Note)		
10	BE01	0: Assigns to INT0 pin	0	0
	Buffer Empty/Size Over Error Interrupt Assign	1: Assigns to INT1 pin (Note)		
9	NR01	0: Assigns to INT0 pin	0	0
	Buffer Not Ready Interrupt Assign	1: Assigns to INT1 pin (Note)		
8	RD01	0: Assigns to INT0 pin	0	0
	Buffer Ready Interrupt Assign	1: Assigns to INT1 pin (Note)		
7~3	Reserved. Set it to "0".		0	0
2	RDYM	0: Clears the EPB_RDY bits by reading/writing all data of	0	0
	Buffer Ready Mode	buffer		
		1: Clears the EPB_RDY bits by writing "0" to EPB_RDY bit		
1	INTL	0 : Edge sensitive output	0	0
	Interrupt Output Sense	1: Level sensitive output		
0	INTA	0 : "L" active or change from "H" to "L"	0	0
	Interrupt Polarity	1: "H" active or change from "L" to "H"		

Note : In order to allocate the interrupt output signal to the INT1/SOF pin, set the SOF signal output to "disable" (SOFOE bit = "0").

## (1) VB01 (Vbus Interrupt Assign) Bit (b15)

This bit selects the pin to output the Vbus interrupt signal.

#### (2) RM01 (Resume Interrupt Assign) Bit (b14)

This bit selects the pin to output the resume interrupt signal.

# (3) SF01 (SOF Detect Interrupt Assign) Bit (b13)

This bit selects the pin to output the SOF detect interrupt signal.

#### (4) DS01 (Device State Transition Interrupt Assign) Bit (b12)

This bit selects the pin to output device state transition interrupt signal.

# (5) CT01 (Control Transfer Transition Interrupt Assign) Bit (b11)

This bit selects the pin to output the control transfer transition interrupt signal.

Rev1.01 2004.11.01 page 19 of 122

#### (6) BE01 (Buffer Empty/Size Over Error Interrupt Assign) Bit (b10)

This bit selects the pin to output the buffer empty/size over error interrupt signal.

#### (7) NR01 (Buffer Not Ready Interrupt Assign) Bit (b9)

This bit selects the pin to output the buffer not ready interrupt signal.

#### (8) RD01 (Buffer Ready Interrupt Assign) Bit (b8)

This bit selects the pin to output the buffer ready interrupt signal.

## (9) RDYM (Buffer Ready Mode) Bit (b2)

This bit selects the method of clearing the buffer ready interrupt.

When this bit is set to "0", the EPB\_RDY bit is cleared to "0" after the CPU side buffer data are all read out or after the writing of transmit data completes.

When this bit is set to "1", the EPB\_RDY bit is cleared to "0" by writing "0" to the EPB\_RDY bit.

For details, refer to "EPB\_RDY bit".

#### Note : Refer to "3.2 FIFO Buffer" for CPU/SIE side.

#### (10) INTL (Interrupt Output Sense) Bit (b1)

This bit sets the sense mode for interrupt output from INT0 or INT1 pin.

When this bit is set to "0", the INT0 or INT1 pin notifies the occurrence of interrupt at the edge set by the INTA bit.


During edge sensitive output, when "0" is written to each interrupt factor bit to clear the interrupt, the output signal outputs the negate value one time. If the other interrupt factor bits are set to "1", the occurrence of interrupt again is notified at the edge. The negate period is equivalent to 32 clocks (approx. 667 ns) of the 48 MHz clock.

In case the clock is not supplied (Note), the negate period does not occur. Make sure not to miss the interrupt when Vbus interrupt or resume interrupt occurs.

When this bit is set to "1", the INT0 or INT1 pin notifies the occurrence of interrupt at the level set by the INTA bit.

During level sensitive output, the negate fails to work unless all interrupt factor bits are cleared even if "0" is written to clear the interrupt to the interrupt factor bits. Refer to Figure 2.5 and "3.1 Interrupt Function".

Note : SCKE bit = "0" when XCKE bit = "1 ", or XCKE bit = "0".



# Figure 2.5 Interrupt Signal Output Timing

# (11) INTA (Interrupt Polarity) Bit (b0)

This bit sets the interrupt signal output polarity. When this bit is set to "0", the occurrence of interrupt is notified when; In case of edge sense (INTL bit = "0") : Change from "H" to "L" In case of level sense (INTL bit = "1") : "L" level

When this bit is set to "1", the occurrence of interrupt is notified when; In case of edge sense (INTL bit = "0") : Change from "L" to "H" In case of level sense (INTL bit = "1") : "H" level

# 2.8 Interrupt Enable Register 0

■ Interrupt Enable Register 0 (INT\_ENABLE0)

<Address : H'10>

b15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	b0
VBSE	RSME	SOFE	DVSE	CTRE	BEMPE	INTNE	INTRE	URST	SADR	SCFG	SUSP	WDST	RDST	CMPL	SERR
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-

<H/W reset : H'0000> <S/W reset : H'0000>

<USB bus reset : ->

b	Bit name		Function	R	W W
15	VBSE	0:	Disable interrupt	0	0
10	Vbus Interrupt Enable	1:	Enable interrupt	Ŭ	Ŭ
			(Interrupt occurs when VBUS bit is set to "1")		
14	RSME	0:	Disable interrupt	0	0
	Resume Interrupt Enable	1:	Enable interrupt	Ŭ	Ŭ
			(Interrupt occurs when RESM bit is set to "1")		
13	SOFE	0:	Disable interrupt	0	0
_	SOF Detect Interrupt Enable	1:	Enable interrupt		
			(Interrupt occurs when SOFR bit is set to "1")		
12	DVSE	0:	Disable interrupt	0	0
	Device State Transition Interrupt Enable	1:	Enable interrupt		_
			(Interrupt occurs when DVST bit is set to "1")		
11	CTRE	0:	Disable interrupt	0	0
	Control Transfer Transition Interrupt Enable	1:	Enable interrupt		
			(Interrupt is occurs when CTRT bit is set to "1")		
10	BEMPE	0:	Disable interrupt	0	0
	Buffer Empty/Size Over Error Interrupt Enable	1:	Enable interrupt		
			(Interrupt is occurs when BEMP bit is set to "1")		
9	INTNE	0:	Disable interrupt	0	0
	Buffer Not Ready Interrupt Enable	1:	Enable interrupt		
			(Interrupt occurs when INTN bit is set to "1")		
8	INTRE	0:	Disable interrupt	0	0
	Buffer Ready Interrupt Enable	1:	Enable interrupt		
			(Interrupt occurs when INTR bit is set to "1")		
7	URST	0:	Disable DVST bit set	0	0
	USB Reset Detect	1:	Enable DVST bit set		
6	SADR	0:	Disable DVST bit set	0	0
	SET_ADDRESS Execute	1:	Enable DVST bit set		
5	SCFG	0:	Disable DVST bit set	0	0
	SET_CONFIGURATION Execute	1:	Enable DVST bit set		
4	SUSP	0:	Disable DVST bit set	0	0
	Suspend Detect	1:	Enable DVST bit set		
3	WDST	0:	Disable CTRT bit set	0	0
	Control Write Transfer Status Stage	1:	Enable CTRT bit set		
2	RDST	0:	Disable CTRT bit set	0	0
	Control Read Transfer Status Stage	1:	Enable CTRT bit set		
1	CMPL	0:	Disable CTRT bit set	0	0
	Control Transfer Complete	1:	Enable CTRT bit set		
0	SERR	0:	Disable CTRT bit set	0	0
	Control Transfer Sequence Error	1:	Enable CTRT bit set		

This register sets enable of interrupt and enable/disable of setting DVST and CTRT bits to "1". Also refer to "3.1 Interrupt Function".

Rev1.01 2004.11.01 page 22 of 122

#### (1) VBSE (Vbus Interrupt Enable) Bit (b15)

This bit sets enable/disable of Vbus interrupt. When this bit is set to "1", the interrupt occurs if VBUS bit is set to "1". This bit is capable of writing/reading even if the clock is not supplied (Note).

#### Note : At SCKE bit = "0" when XCKE bit = "1 " or XCKE bit = "0".

#### (2) RSME (Resume Interrupt Enable) Bit (b14)

This bit sets enable/disable of resume interrupt. When this bit is set to "1", the interrupt occurs if RESM bit is set to "1". This bit is capable of writing/reading even if the clock is not supplied (Note).

#### Note : At SCKE bit = "0" when XCKE bit = "1 " or XCKE bit = "0".

#### (3) SOFE (SOF Detect Interrupt Enable) Bit (b13)

This bit sets enable/disable of SOF detect interrupt. When this bit is set to "1", the interrupt occurs if SOFR bit is set to "1".

#### (4) DVSE (Device State Transition Interrupt Enable) Bit (b12)

This bit sets enable/disable of device state transition interrupt. When this bit is set to "1", the interrupt occurs if DVST bit is set to "1". The Conditions the DVST bit set are depend on the URST, SADR, SCFG or SUSP.

#### (5) CTRE (Control Transfer Transition Interrupt Enable) Bit (b11)

This bit sets enable/disable of control transfer transition interrupt. When this bit is set to "1", the interrupt occurs if CTRT bit is set to "1". The Conditions the DVST bit set are depend on the WDST, RDST, CMPL or SERR. The complete of setup stage can not set enable/disable to set CTRT bit to "1".

#### (6) BEMPE (Buffer Empty/Size Over Error Interrupt Enable) Bit (b10)

This bit sets enable/disable of buffer empty/size over error interrupt. When this bit is set to "1", the interrupt occurs if BEMP bit is set to "1".

### (7) INTNE (Buffer Not Ready Interrupt Enable) Bit (b9)

This bit sets enable/disable of buffer not ready interrupt. When this bit is set to "1", the interrupt occurs if INTN bit is set to "1".

#### (8) INTRE (Buffer Ready Interrupt Enable) Bit (b8)

This bit sets enable/disable of buffer ready interrupt. When this bit is set to "1", the interrupt occurs if INTR bit is set to "1".

#### (9) URST (USB Reset Detect) Bit (b7)

This bit selects whether to set the DVST bit to "1" or not at the USB bus reset detection. The register is initialized by the USB reset detection, irrespective of the value of this bit.

#### (10) SADR (SET\_ADDRESS Execute) Bit (b6)

This bit selects whether to set the DVST bit to "1" or not at the SET\_ADDRESS execution. For details, refer to "DVST bit".

# (11) SCFG (SET\_CONFIGURATION Execute) Bit (b5)

This bit selects whether to set the DVST bit to "1" or not at the SET\_ CONFIGURATION execution. For details, refer to "DVST bit".

## (12) SUSP (Suspend Detect) Bit (b4)

This bit selects whether to set the DVST bit to "1" or not at the suspend detection.

## (13) WDST (Control Write Transfer Status Stage) Bit (b3)

This bit selects whether to set the CTRT bit to "1" or not when transited to status stage during control write transfer.

### (14) RDST (Control Read Transfer Status Stage) Bit (b2)

This bit selects whether to set the CTRT bit to "1" or not when transited to status stage during control read transfer.

## (15) CMPL (Control Transfer Complete) Bit (b1)

This bit selects whether to set the CTRT bit to "1" or not when the status stage completes during control transfer.

# (16) SERR (Control Transfer Sequence Error) Bit (b0)

This bit selects whether to set the CTRT bit to "1" or not when the sequence error is detected at control transfer.

# 2.9 Interrupt Enable Register 1

Interr	upt Ena	able Re	gister 1	(INT_E	NABLE	1)							<8	ddres	s:⊦	l'12>
b15	14	13	12	11	10	9	8	7	6	5	4	3	2	1		b0
												EPB_RE				
0 0	0 0 -	0     0     0     0     0     0     0     0     0     0     0       -     -     -     -     -     -     -     -     -     -														0 0
																<0000>
b			Bit n	ame						Funct	ion				R	W
15~7	Reser	ved. Set	it to "0".												0	0
6~0	EPB_	RE					0: Di	sable IN	rR bit se	t					0	0
	Buffer	Ready I	nterrupt	Enable			1: En	able INT	R bit set	I						
							b6 corre	sponds t	o EP6, -	b1 cori	espond	s to EP1 a	and b0			
							correspo	onds to E	P0.							

(1) EPB\_RE (Buffer Ready Interrupt Enable) Bits (b6~b0)

These bits select whether to set the INTR bit to "1" or not when the EPB\_RDY bit is set to "1". Also refer to "3.1 Interrupt Function".

# 2.10 Interrupt Enable Register 2

Interr	upt Ena	able Re	gister 2	(INT_E	NABLE	2)							</th <th>Address</th> <th>: H'14</th> <th>4&gt;</th>	Address	: H'14	4>
b15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	b0	
												EPB_NRE				
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
														W reset :		
													<s <="" td=""><td>W reset :</td><td>H'00</td><td>20&gt;</td></s>	W reset :	H'00	20>
													<	USB bus	reset	:->
b			Bit n	ame						Funct	ion			F	e v	V
15~7	Reser	ved. Set	it to "0".											C	0	)
6~0	EPB_	NRE					0: Dis	sable IN	FN bit se	et				C		)
	Buffer	Not Rea	ady Inter	rupt Ena	ble		1: En	able INT	N bit se	t						

# ■ Interrupt Enable Register 2 (INT\_ ENABLE2)

# (1) EPB\_NRE (Buffer Not Ready Interrupt Enable) Bits (b6~b0)

These bits select whether to set the INTN bit to "1" or not when the EPB\_NRDY bit is set to "1". Also refer to "3.1 Interrupt Function".

#### Note: Do not set the corresponding bit of this register to "1" when the endpoint is set to isochronous transfer (set by EPi \_TYP bits).

corresponds to EP0.

b6 corresponds to EP6, ---b1 corresponds to EP1 and b0

# 2.11 Interrupt Enable Register 3

I	Interr	upt Ena	able Reg	gister 3	(INT_E	NABLE	3)							<4	ddres	s : H	l'16>
_	b15	14	13	12	11	10	9	8	7	6	5	4	3	2	1		b0
												E	PB_EMP	E			
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		0
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		0
-														<s <="" td=""><td>W rese W rese JSB bu</td><td>t : H'</td><td>&lt;0000&gt;</td></s>	W rese W rese JSB bu	t : H'	<0000>
	b			Bit n	ame						Functi	on				R	W
Ī	15~7	Reser	ved. Set	it to "0".												0	0
ſ	6~0	EPB_	EMPE					0: Dis	sable BE	MP bit s	et					0	0
		Buffer	Empty/S	Size Ove	r Error Ir	nterrupt B	Enable	1: En	able BEI	MP bit se	ət						
								b6 corre	sponds t	o EP6, -	b1 corr	esponds	to EP1 a	and b0			

# (1) EPB\_EMPE (Buffer Empty/Size Over Error Interrupt Enable) Bits (b6~b0)

These bits select whether to set the BEMP bit to "1" or not when the EPB\_EMP\_OVR bit is set to "1". Also refer to "3.1 Interrupt Function".

corresponds to EP0.

# 2.12 Interrupt Status Register 0

■ Interrupt Status Register 0 (INT\_STATUS0)

<Address : H'18>

b15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	b0
VBUS	RESM	SOFR	DVST	CTRT	BEMP	INTN	INTR	Vbus		DVSQ		VALID		CTSQ	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	-	-	1	-	-	-	-	0	0	0	1	-	-	-	-

<H/W reset : H'0000>

b	Bit name	Function	R	W
15	VBUS	■ Read	0	0
	Vbus Interrupt	0: No occurrence of interrupt		
		1 : Occurrence of interrupt		
		■ Write		
		0: Clear Interrupt		
		1: Invalid (Ignored when written)		
14	RESM	■ Read	0	0
	Resume Interrupt	0: No occurrence of interrupt		
		1 : Occurrence of interrupt		
		■ Write		
		0: Clear Interrupt		
		1 : Invalid (Ignored when written)		
13	SOFR	■ Read	0	0
	SOF Detect Interrupt	0: No occurrence of interrupt		
		1 : Occurrence of interrupt		
		■ Write		
		0: Clear Interrupt		
		1 : Invalid (Ignored when written)		
12	DVST	■ Read	0	0
	Device State Transition Interrupt	0: No occurrence of interrupt		
		1 : Occurrence of interrupt		
		■ Write		
		0: Clear Interrupt		
		1 : Invalid (Ignored when written)		
11	CTRT	■ Read	0	0
	Control Transfer Stage Transition Interrupt	0: No occurrence of interrupt		
		1: Occurrence of interrupt		
		■ Write		
		0: Clear Interrupt		
		1: Invalid (Ignored when written)		
10	BEMP	■ Read	0	×
	Buffer Empty/Size Over Error Interrupt	0: No occurrence of interrupt		
		1 : Occurrence of interrupt		
		Write		
		Invalid (Ignored when written)	-	
9	INTN	Read	0	×
	Buffer Not Ready Interrupt	0: No occurrence of interrupt		
		1: Occurrence of interrupt		
		Write		
	INTO	Invalid (Ignored when written)		
8	INTR Buffer Data da la terrenati	Read	0	×
	Buffer Ready Interrupt	0: No occurrence of interrupt		
		1: Occurrence of interrupt		
		Write		
L		Invalid (Ignored when written)	I	

Rev1.01 2004.11.01 page 28 of 122

b	Bit name	Function	R	W
7	Vbus	■ Read	0	×
	Vbus Level	0: "L"		
		1: "H"		
		■ Write		
		Invalid (Ignored when written)		
6~4	DVSQ	■ Read	0	×
	Device State	000 : Powered state		
		001 : Default state		
		010 : Address state		
		011 : Configured state		
		1xx : Suspended state (Note)		
		■ Write		
		Invalid (Ignored when written)		
3	VALID	■ Read	0	0
	Setup Packet Detect	0: No detection		
		1: Receiving the setup packet		
		■ Write		
		0: This VALID bit clear		
		1 : Invalid (Ignored when written)		
2~0	CTSQ	■ Read	0	×
	Control Transfer Stage	000 : Idle or setup stage		
		001 : Control read transfer data stage		
		010 : Control read transfer status stage		
		011 : Control write transfer data stage		
		100 : Control write transfer status stage		
		101 : Control write no data transfer status stage		
		110 : Control transfer sequence error		
		111 : Reserved		
		■ Write		
		Invalid (Ignored when written)		

Note : x is a optional value.

The b15 to b8 of this register are interrupt status bits. When the bit of the Interrupt Enable Register corresponding to these bits are set to "1" (interrupt enable), the interrupt occurs by setting these bits to "1".

# (1) VBUS (Vbus Interrupt) Bit (b15)

This bit indicates the change of Vbus input.

This bit is set to "1" (Vbus interrupt occurs) when the Vbus input changes ("L"->"H" or "H"->"L").

This bit is cleared to "0" by writing "0" (interrupt is cleared).

This bit is set to "1" and can be read out even if the clock is not supplied (Note). This bit can also be cleared by writing "0". In case the clock is not supplied, make sure to write "1" after writing "0" (no further interrupt will be accepted).

Note : SCKE bit = "0" when XCKE bit = "1 ", or XCKE bit = "0".

#### (2) RESM (Resume Interrupt) Bit (b14)

This bit indicates the change of USB bus state.

This bit is set to "1" when the USB bus state is changed from suspended (DVST bits = "1xx") to "J"->"K" or "J"->"SE0" (resume interrupt occurs).

This bit is cleared to "0" by writing "0" (interrupt is cleared).

This bit is set to "1" and can be read out even if the clock is not supplied (Note). This bit can also be cleared by writing "0". In case the clock is not supplied, make sure to write "1" after writing "0" (no further interrupt will be accepted).

#### Note : At SCKE bit = "0" when XCKE bit = "1 " or XCKE bit = "0".

#### (3) SOFR (SOF Detect Interrupt) Bit (b13)

This bit indicates that the SOF packet is received and the frame number is updated. This bit is set to "1" when the SOF packet is received and the frame number is stored at the timing set by the FMOD bit of the Isochronous Status Register (SOF detect interrupt occurs). This bit is cleared to "0" by writing "0" (interrupt is cleared).

#### (4) DVST (Device State Transition Interrupt) Bit (b12)

This bit indicates the transition of the device state. This bit is set to "1" when the transition of device states takes place as follows (device state transition interrupt occurs):

(A) USB bus reset detect (Arbitrary state -> Default state):

When the SE0 state continues for 2.5 us or more in D+ and D- pins, the USB bus reset is detected, causing this bit to be set to "1".

(B) "SET\_ADDRESS" execute (Default state -> Address state):

This bit is set to "1" when the SET\_ADDRESS request is detected as (a) and the response is made by zero-length packet in status stage.

(a) "SET\_ADDRESS" request in case device address value in default state is not "0": In case the wValue in default state is "0", this bit is not set to "1". When this request is received, the device address value is set to the USB\_Address Register, irrespective of the setting of this bit.

(C) "SET CONFIGURATION" execute (Address state -> Configured state):

This bit is set to "1" when the requests below are detected and ACK is received after the response is made through zero-length packet in status stage.

- (a) "SET\_CONFIGURATION" request in case configuration value in address state is not "0"
  (b) "SET\_CONFIGURATION" request in case configuration value in configured state is "0"
- (D) Suspend detect (Powered/Default/Address/Configured state -> Suspended state): The suspended state is detected and this bit is set to"1" when the idle state continues for 3 ms or more in D+ and D- pins.

The Conditions that this bit indicates "1" depend on the URST, SADR, SCFG or SUSP bits. This bit is cleared to "0" by writing "0" (interrupt is cleared). The present device state can be confirmed by the DVSQ bits.

## (5) CTRT (Control Transfer Stage Transition Interrupt) Bit (b11)

This bit indicates the transition of stage in control transfers. This bit is set to "1" when the stage transition of control transfer takes place as follows (control transfer stage transition interrupt occurs): Refer to Figure 2.7.

• Setup Stage Complete (When transmitting ACK)

- Control Write Transfer Status Stage Transition (When receiving IN token)
- Control Read Transfer Status Stage Transition (When receiving OUT token)
- Control Transfer Complete (When transmitting or receiving ACK)
- Control Transfer Sequence Error (When error occurs)

The Conditions that this bit indicates "1" depend on the WDST, RDST, CMPL or SERR bits. This bit is cleared to "0" by writing "0" (interrupt is cleared). The present stage can be confirmed by the CTSQ bits.

#### (6) BEMP (Buffer Empty/Size Over Error Interrupt) Bit (b10)

This bit indicates the occurrence of "buffer empty" or "buffer size over error". This bit is set to "1" when the EPB\_EMP\_OVR bit is set to "1" (buffer empty/buffer size over error interrupt occurs).

This bit is cleared by setting all the bits of Interrupt Status Register 3 to "0". For details, refer to "Interrupt Status Register 3".

#### (7) INTN (Buffer Not Ready Interrupt) Bit (b9)

This bit indicates the NAK has been sent to the host because of the "buffer not ready" state. This bit is set to "1" when the EPB\_NRDY bit is set to "1" (buffer not ready interrupt occurs). This bit is cleared by setting all the bits of Interrupt Status Register 2 to "0". For details, refer to "Interrupt Status Register 2".

#### (8) INTR (Buffer Ready Interrupt) Bit (b8)

This bit indicates the "buffer ready" state (that can be read/written). This bit is set to "1" when the EPB\_RDY bit is set to "1" (buffer ready interrupt occurs). This bit is cleared by setting all the bits of Interrupt Status Register 1 to "0". For details, refer to "Interrupt Status Register 1".

# (9) Vbus (Vbus Level) Bit (b7)

This bit indicates the state of Vbus pin. When this bit changes, the VBUS bit is set to "1". This bit is capable of reading the correct value even if the clock is not supplied (Note).


#### Note : SCKE bit = "0" when XCKE bit = "1 ", or XCKE bit = "0".

#### (10) DVSQ (Device State) Bits (b6~b4)

These bits indicate the present device states as follows:

000:	Powered State	Power ON state
001:	Default State	USB bus reset detected state
010:	Address State	SET_ADDRESS request executed state
011:	Configured State	SET_CONFIGURATION request executed state
1xx:	Suspended State	"suspended" detected state

Depending on the changes of these device states, the DVST bit and the RESM bit are set to "1" (set enable/disable by the URST, SADR, SCFG or SUSP bits). For details, refer to "DVST bit" and Figure 2.6.





## (11) VALID (Setup Packet Detect) Bit (b3)

This bit indicates that the setup token has been received. When the setup token is completely received, this bit is set to "1". When this bit is set to "1", the writing to EP0\_PID/CCPL bits of EP0\_FIFO Control Register is ignored. At the time of receiving the setup token, the interrupt has not occurred (the interrupt occurs only after the termination of setup stage). This bit is cleared to "0" by writing "0".

## (12) CTSQ (Control Transfer Stage) Bits (b2~b0)

These bits indicate the present stage in the control transfer. Refer to Figure 2.7.

- 000 : Idle or Setup Stage
- 001 : Control Read Transfer Data Stage
- 010 : Control Read Transfer Status Stage
- 011 : Control Write Transfer Data Stage
- 100 : Control Write Transfer Status Stage
- 101 : Control Write No Data Transfer Status Stage
- 110 : Control Transfer Sequence Error (refer to below)
- 111: Reserved

The control transfer sequence error is described below. When this error occurs, the EP0\_PID bits are set to "1x" (stall state).

- <At control read transfer>
  - OUT token is received when data is never transferred against the IN token of the data stage.
  - IN token is received at status stage.
    - Data packet other than the zero-length packet is received at status stage.

<At control write transfer>

• IN token is received when ACK response is never made against the OUT token of the data stage.


• OUT token is received in status stage.

- <At control write no data transfer>
  - OUT token is received in status stage.

< Others >

• Data exceeding in size set by the EP0 Packet Size Register is received (the EPB\_EMP\_OVR bit of the Interrupt Status Register 3 is set to "1").

In case the amount of received data exceeds the wLength value in the request at the data stage of the control write transfer, it is not recognized as the control transfer sequence error.





# 2.13 Interrupt Status Register 1

■ Interrupt Status Register 1 (INT_STATUS1) <address :="" h'1a=""></address>																
	b15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	b0
										EPB_RDY						
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
														<h <="" td=""><td>W reset</td><td>:H'0000&gt;</td></h>	W reset	:H'0000>
														-0/	N rocot	

<S/W reset : H'0000>

b	Bit name	Function	R	W					
15~7	Reserved. Set it to "0".		0	0					
6~0	EPB_RDY	■ Read	0	0					
	Buffer Ready Interrupt	0: No occurrence of interrupt							
		1: Occurrence of interrupt							
		■ Write							
		<when "0"="" bit="" is="" rdym="" set="" to=""></when>							
		Invalid (Ignored when written)							
		<when "1"="" bit="" is="" rdym="" set="" to=""></when>							
		0: Clear interrupt clear							
		1: Invalid (Ignored when written)							
		b6 corresponds to EP6,b1 corresponds to EP1 and b0							
		corresponds to EP0.							

### (1) EPB\_RDY (Buffer Ready Interrupt) Bits (b6~b0)

The bit corresponding to each endpoint is set to "1" with the buffer at "ready" state. The ready state refers to the state when CPU or DMAC can read or write the CPU side buffer. When the EPB\_RE bit is set to "1", if this bit is set to "1", the INTR bit is set to "1", causing the buffer ready interrupt to occur. Setting "1"/clearing to "0" to this bit differs according to the endpoint and transfer direction as shown below:

### Note : Refer to "3.2 FIFO Buffer" for CPU/SIE side.

Endpoint 0

O When set to control write transfer (ISEL bit = "0")

- The condition for this bit to be set to "1" is as follows:
  - When the IVAL bit of the EP0\_FIFO Control Register changes from "0" to "1"

The condition for this bit to be cleared to "0" differs according to the RDYM bit:

- RDYM bit = "0" : When the IVAL bit of the EP0\_FIFO Control Register changes from "1" to"0"
- RDYM bit = "1" : Writes "0" to this bit

O When set to control read transfer (ISEL bit = "1") This bit is not set to "1" (Refer to "EPB\_EMP\_OVR bit"). Endpoint 1~6

O When set to OUT buffer (EPi\_DIR bit = "0")

- The condition for this bit to be set to "1" is as follows:
  - <The endpoint not specified by DMA\_EP bits>
  - <The endpoint specified by DMA\_EP bits with INTM bit set to "1">
  - When the IVAL bit of the endpoint changes from "0" to "1"
  - <The endpoint specified in DMA\_EP bits with INTM bit set to "0">
    - When the buffer data including the received short packet (including the zero-length packet) are all read out

The condition for this bit to be cleared to "0" differs according to the RDYM bit (Note):

- RDYM bit = "0" : When the IVAL bit of the endpoint changes from "1" to "0"
- RDYM bit = "1" : Writes "0" to this bit
- Note: When the INTM bit at the endpoint specified by the DMA\_EP bit is set to "0", the IVAL bit is retained to "1". Thus, it is necessary to write "1" to the BCLR bit and to clear the IVAL bit to "0" when RDYM bit is set to "0". Even when the RDYM bit is set to "1", this bit can be cleared by writing "0". It is necessary to write "1" to the BCLR bit and to clear the IVAL bit.
- O When set to IN buffer (EPi\_DIR bit = "1")
  - The condition for this bit to be set to "1" is as follows:
    - <The endpoint not specified by DMA\_EP bits>
    - <The endpoint specified by DMA\_EP bits with INTM bit set to "1">
      - When the IVAL bit of the endpoint changes from "1" to "0"
      - Or when EPi\_DER bit is changed from "0" to "1"
    - <The endpoint specified by DMA\_EP bits with INTM bit set to "0"> This bit is not be set to "1".

The condition for this bit to be cleared to "0" differs according to the RDYM bits:

- RDYM bit = "0" : When the IVAL bit of the endpoint changes from "0" to "1"
- RDYM bit = "1" : Writes "0" to this bit

Note : The IVAL bit is located per endpoint. For details, refer to "3.2.4 IVAL Bit and EPB\_RDY Bit".




Figure 2.8 Examples of Buffer Ready Interrupt Occurrence Timing (OUT transfer)

# 2.14 Interrupt Status Register 2

Interrupt Status Register 2 (INT\_STATUS2)

b15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	b0
											E	PB_NRD	Y		
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0-	0	0	0	0	0	0	0-	0	0	0	0	0	0	0-
<h :="" h'000="" reset="" w=""></h>															
<s :="" h'000="" reset="" w=""></s>															
<usb -="" :="" bus="" reset=""></usb>															

<Address : H'1C>

b	Bit name	Function	R	W				
15~7	Reserved. Set it to "0".							
6~0	EPB_NRDY	■ Read	0	0				
	Buffer Not Ready Interrupt	0: No occurrence of interrupt						
		1: Occurrence of interrupt						
		■ Write						
		0: Clear interrupt						
		1: Invalid (Ignored when written)						
		b6 corresponds to EP6,b1 corresponds to EP1 and b0						
		corresponds to EP0.						

## (1) EPB\_NRDY (Buffer Not Ready Interrupt) Bits (b6~b0)

The bit corresponding to each endpoint is set to "1" when IN token/OUT token is received with the buffer at "not ready" state.


The "not ready" state refers to the state when  $EPO_PID$  bits and  $EPi_PID$  bits are set to BUF/STALL response and means that the buffer could not be received and transmitted.

When this bit is set to "1", if the EP0\_PID and EPi\_PID bits are set to BUF, NAK response is executed, and if they are set to STALL, STALL response is executed.

When the EPB\_NRE bit is set to "1", if this bit is set to "1", the INTN bit is set to "1", causing the buffer not ready interrupt to occur.

This bit is cleared by writing "0".

# Note: In case the endpoint is set to isochronous transfer (set by EPi\_TYP bits), the corresponding bit of this register may be set to "1". Hence, do not set the corresponding bit of the Interrupt Enable Register 2 to "1".



# Figure 2.9 Examples of Buffer Not Ready Interrupt Occurrence Timing (OUT transfer)




Figure 2.10 Examples of Buffer Not Ready Interrupt Occurrence Timing (IN transfer)

Rev1.01 2004.11.01 page 36 of 122

# 2.15 Interrupt Status Register 3

Interrupt Status Register 3 (INT\_STATUS3)

	•		•	· –		,									
b15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	b0
											EPE	B_EMP_C	DVR		
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
													<h <="" td=""><td>W reset</td><td>: H'0000&gt;</td></h>	W reset	: H'0000>
													<s <="" td=""><td>W reset</td><td>: H'0000&gt;</td></s>	W reset	: H'0000>
													<l< td=""><td>JSB bus</td><td>reset : -&gt;</td></l<>	JSB bus	reset : ->

<Address : H'1E>

b	Bit name	Function	R	W
15~7	Reserved. Set it to "0".		0	0
6~0	EPB_EMP_OVR	■ Read	0	0
	Buffer Empty/Size Over Interrupt	0: No occurrence of interrupt		
		1 : Occurrence of interrupt		
		■ Write		
		0: Clear interrupt		
		1: Invalid (Ignored when written)		
		b6 corresponds to EP6,b1 corresponds to EP1 and b0		
		corresponds to EP0.		

#### (1) EPB\_EMP\_OVR (Buffer Empty/Size Over Interrupt) Bits (b6~b0)

These bits indicate that the received data size exceeds the maximum packet size or that the buffers of the endpoints 0 to 6 are empty.

Endpoint 0

OWhen set to control write transfer (ISEL bit = "0")

The condition for this bit to be set to "1" is as follows:

Receives packet data with size exceeding the one set by the EP0 Packet Size Register (Size-over detection).

In this case, the EP0\_PID bits are set to STALL response.

Further the CTRT bit sets to "1" if the SERR bit is set to "1".

This bit is set to "1" when size-over is detected, irrespective of the EP0\_PID bit setting.

OWhen set to control read transfer (ISEL bit = "1")

The condition for this bit to be set to "1" is as follows:

- When the IVAL bit of the EP0\_FIFO Control Register changes from "1" to "0".
- When transmit data exist in the buffer for EP0\_FIFO and "1" is written to the BCLR bit.
- Endpoint 1~6

OWhen set to OUT buffer (EPi\_DIR bit = "0")

The condition for this bit to be set to "1" is as follows:

• Receives packet data with size exceeding the one set by the EPi\_MXPS bits (Size-over detection).

The EPi\_PID bits are set to STALL response.

This bit isn't set to "1" at isochronous transfer.

This bit is set to "1" when size-over is detected, irrespective of the EP0\_PID bit setting.

OWhen set to IN buffer (EPi\_DIR bit = "1")

- The condition for this bit to be set to "1" is as follows:
  - When the data of SIE side buffer are all transmitted with the data not written to the CPU side buffer (Buffer empty).

The conditions for this bit to be cleared to "0" in all bits are as follows: • Writes "0" to this bit.

#### Note: Refer to "3.2 FIFO Buffer" for CPU/SIE side.

Rev1.01 2004.11.01 page 37 of 122

# 2.16 Request Register

■ Requ	est Re	gister (F	REQUE	ST_TYI	PE)								<a< th=""><th>ddress</th><th>: H</th><th>20&gt;</th></a<>	ddress	: H	20>
b15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	b	0
			bRee	quest							bmRequ	JestType				
0																0
0															0	
-																-
													<h <="" td=""><td>W reset</td><td>: H'0</td><td>&lt;0000</td></h>	W reset	: H'0	<0000
													<s <="" td=""><td>W reset</td><td>: H'0</td><td>&lt;0000</td></s>	W reset	: H'0	<0000
													<l< td=""><td>JSB bus</td><td>rese</td><td>et : -&gt;</td></l<>	JSB bus	rese	et : ->
b			Bit n	ame			Funct	ion				R	W			
15~8	bReq	uest					Read								0	×
	1 .															

15~8	bRequest	■ Read	0	×	l
	Request	Request received in the setup stage			l
		■ Write			l
		Invalid (Ignored when written)			
7~0	bmRequestType	■ Read	0	×	
	Request Type	Request type received in the setup stage			
		■ Write			
		Invalid (Ignored when written)			

#### (1) bRequest (Request) Bits (b15~b8)

These bits store the bRequest of the device request received in the setup stage of the control transfer.

#### (2) bmRequestType (Request Type) Bits (b7~b0)

These bits store the bmRequestType of the device request received in the setup stage of the control transfer.

# 2.17 Value Register

Value	Regist	er (RE	QUEST	_VALU	E)								<a< th=""><th>ddres</th><th>s : H</th><th>ľ22&gt;</th></a<>	ddres	s : H	ľ22>
b15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	I	b0
							w۱	/alue								
0 0 -	0 0 -	0 0 -	0 0 -	0 0 -	0 0 -	0 0 -	0 0 -	0 0 -	0 0 -	0 0 -	0 0 -	0 0 -	0 0 -	0 0 -		0 0 -
																<0000>
b			Bit n	ame						Funct	ion				R	W
15~0	wValue	е					Read								0	×
	Value Parameter of device request received in the setup stage															
	■ Write															
							Invalid	(Ignored	when wr	itten)						

## (1) wValue (Value) Bits (b15~b0)

These bits store the wValue of the device request received at the setup stage of the control transfer.

# 2.18 Index Register

Index	Registe	er (REC		_INDE>	X)								<a></a>	ddre	ss : H	ľ24>
b15	14	13	12	11	10	9	8	7	6	5	4	3	2	1		b0
							wl	ndex								
0 0 -	0 0 -	0 0 -	0 0 -	0 0 -	0 0 -	0 0 -	0 0 -	0 0 -	0 0 -	0 0 -	0 0 -	0 0 -	0 0 -	0 0 -		0 0 -
																<0000>
b			Bit n	ame						Funct	ion				R	W
15~0	wIndex						Read								0	×
	Index						Parame	eter of de	vice requ	uest rece	eived in t	he setup	stage			
	Index Parameter of device request received in the setup stage Write															
							Invalid	(Ignored	when wr	itten)						

## (1) wIndex (Index) Bits (b15~b0)

These bits store wIndex of the device request received in the setup stage of the control transfer.



# 2.19 Length Register

Lengt	h Regis	ster (RE	QUES	T_LENG	GTH)								<8	Addres	ss : H	ľ26>
b15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	I	b0
							wle	ngth								
0	0 0	0 0	0 0	0 0	0 0	0	0 0	0 0	0 0	0	0	0	0	0		0
															et : H'(	<0000>
b			Bit n	ame						Functi	on				R	W
15~0	wlengt	h					Read								0	×
	Length	า					Parame	ter of dev	vice requ	lest rece	ived in t	he setup	stage			
	Length Parameter of device request received in the setup stage Write															
							Invalid (	Ignored v	when wri	itten)						

## (1) wlength (Length) Bits (b15~b0)

These bits store the wlength of the device request received at the setup stage of the control transfer.



# 2.20 Control Transfer Control Register

Control Transfer Control Register (CONTROL\_TRANSFER)

<Address : H'28>

b15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	b0
CTRR				Ctr_Rd_	Buf_Nmb			CTRW				Ctr_Wr_I	Buf_Nmb		
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	-	-	-	-	-	-	-		-	-	-	-	-	-	-
-	-	-	-	-	-	-	-	-	-	-	-	-		W reset :	- : H'0000>

<S/W reset :->

		<usb b<="" th=""><th>us res</th><th>set : -&gt;</th></usb>	us res	set : ->
b	Bit name	Function	R	W
15	CTRR	0 : Single transmit mode	0	0
	Control Read Transfer Continuous Transmit	1 : Continuous transmit mode		
	Mode			
14	Reserved. Set it to "0".		0	0
13~8	Ctr_Rd_Buf_Nmb	The top block number for the Control Read buffer	0	0
	Control Read Buffer Start Number			
7	CTRW	0: Unit receive mode	0	0
	Control Write Transfer Continuous Receive	1 : Continuous receive mode		
	Mode			
6	Reserved. Set it to "0".		0	0
5~0	Ctr_Wr_Buf_Nmb	The top block number for the Control Write buffer	0	0
	Control Write Buffer Start Number			

#### (1) CTRR (Control Read Transfer Continuous Transmit Mode) Bit (b15)

This bit sets the transmit mode at data stage of the control read transfer. In case of single transmit mode, the transmit completes after transmitting one packet under the condition as follows:

• Transmits the data equivalent to the size set by the EPO Packet Size Register or transmits a short packet by setting the IVAL bit to "1".

In case of continuous transmit mode, the transmit completes after transmitting several packets under the condition as follows:

• Transmits the data equivalent to the size set by the EP0\_FIFO Continuous Transmit Data Length Register or transmits a short packet by setting the IVAL bit to "1".

In case of single transmit mode, the writing completes under the conditions as follows:

- Writes the data equivalent to the size set by the EPO Packet Size Register to the buffer
  - (The IVAL bit of the EP0\_FIFO Control Register changed to "1").
- Writes "1" to the IVAL bit of the EP0\_FIFO Control Register.

In case of continuous transmit mode, the writing completes under the conditions as follows:

- Writes the data equivalent to the size set by the EP0\_FIFO Continuous Transmit Data Length Register (The IVAL bit of the EP0\_FIFO Control Register changed to "1").
  - Writes "1" to the IVAL bit of the EP0\_FIFO Control Register.

The setting conditions of the IVAL bit of the EP0\_FIFO Control Register change due to this bit.

#### (2) Ctr\_Rd\_Buf\_Nmb (Control Read Buffer Start Number) Bits (b13~b8)

These bits set the beginning block number of the buffer to be used in control read transfer. The block number is a number by dividing the FIFO buffer into 64 byte sections (Note 1).

When the mode is set to single transmit (CTRR bit = "0"), the blocks set by these bits only are used and, from the following block, it is possible to set to the buffer of a different endpoint.

When the mode is set to continuous transmit (CTRR bit = "1"), the buffer equivalent to the size set by the EP0\_FIFO Continuous Transmit Data Length Register (max. 256 bytes) is used from the block numbers set by these bits (Note 2).

Note 1: The M66291 is equipped with 3 Kbytes FIFO buffer and has blocks from H'0 to H'2F. Note 2: Make sure that several endpoints do not get overlapped in the same buffer area.

#### (3) CTRW (Control Write Transfer Continuous Receive Mode) Bit (b7)

This bit sets the receive mode at data stage of the control write transfer.

- In case of unit receive mode, the receive completes after receiving one packet under the condition as follows:
  - Receives the data equivalent to the size set by the EP0 Packet Size Register.
  - Receives a short packet.

In case of continuous receive mode, the receipt completes after receiving several packets under the condition as follows:

- Receives automatically the data equivalent to the size set by the EP0 Packet Size Register several times and receives the data equivalent to 256 bytes.
- Receives the short packet.

The setting conditions of the IVAL bit of the EP0\_FIFO Control Register change due to this bit.

#### (4) Ctr\_Wr\_Buf\_Nmb (Control Write Buffer Start Number) Bits (b5~b0)

These bits set the beginning? block number of the buffer to be used in control write transfer. The block number is a number for control by dividing the FIFO buffer into 64 byte sections (Note 1).

When the mode is set to unit receive (CTRW bit = "0"), the blocks set by these bits only are used and, from the following block, it is possible to set to the buffer of a different endpoint.

When the mode is set to continuous receive (CTRW bit = "1"), the buffer equivalent to 256 bytes is used from the block numbers set by these bits (Note 2).

Note 1: The M66291 is equipped with 3 Kbytes FIFO buffer and has blocks from H'0 to H'2F. Note 2: Make sure that several endpoints do not get overlapped in the same buffer area.

# 2.21 EP0 Packet Size Register

■ EP0 Packet Size Register (EP0\_PACKET\_SIZE)

<Address : H'2A>

b15	5 14	13	12	11	10	9	8	7	6	5	4	3	2	1	b0				
									EP0_MXPS										
0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0				
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-				
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-				
													<h <="" td=""><td>W reset</td><td>: H'0008&gt;</td></h>	W reset	: H'0008>				
														<s td="" w<=""><td>reset : -&gt;</td></s>	reset : ->				
													<l< td=""><td>JSB bus</td><td>reset : -&gt;</td></l<>	JSB bus	reset : ->				

b	Bit name	Function	R	W
15~7	Reserved. Set it to "0".		0	0
6~0	EP0_MXPS	Upper limit of the transmit/receive data for one packet transfer	0	0
	Maximum Packet Size	(Settable only 8,16,32 and 64)		

#### (1) EP0\_MXPS (Maximum Packet Size) Bits (b6~b0)

These bits set the upper limit (byte count) of the transmit/receive data for one packet transfer at data stage. Set the value of bMaxPacketSize0 transmitted to the host.

At the time of transmitting, the data equivalent to the size set by these bits is read from the buffer for transmission. In case the buffer does not have the data equivalent to the size set by these bits, the data is transmitted as the short packet.

At the time of receiving, the data equivalent to the size set by these bits is written to the buffer. If the received packet data is larger than the size set by these bits, the following bits are set to "1":

- The EPB\_EMP\_OVR bit.
- (buffer empty/Size over error interrupt occurs when the EPB\_EMPE bit is set to "1".)
- The CTRT bit when the SERR bit is set to "1". (control transfer stage transition interrupt occurs.)

Note: Set these bits after setting the response PID to NAK (EP0\_PID bits = "00").

# 2.22 Automatic Response Control Register

■ Automatic Response Control Register (AUTO\_RESPONSE\_CONTROL)

<Address : H'2C>

_	b15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	b0
															ASCN	ASAD
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
l	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
														<h <="" td=""><td>W reset :</td><td>: H'0000&gt;</td></h>	W reset :	: H'0000>
																reset : ->
														<		reset : ->

	-				
b	Bit name		Function	R	W
15~2	Reserved. Set it to "0".			0	0
1	ASCN	0:	Invalid of automatic response mode for	0	0
	SET_CONFIGURATION Automatic Response		SET_CONFIGURATION		
	Mode	1:	Valid of automatic response mode for		
			SET_CONFIGURATION		
0	ASAD	0:	Invalid of automatic response mode for SET_ADDRESS	0	0
	SET_ADDRESS Automatic Response Mode	1:	Valid of automatic response mode for SET_ADDRESS		

#### (1) ASCN (SET\_CONFIGURATION Automatic Response Mode) Bit (b1)

This bit sets the valid/invalid of automatic response mode for SET\_CONFIGURATION request. With the automatic response mode set to valid, zero-length packet is automatically transmitted against the requests below at the status stage before notifying the normal completion. Here, the CTRT bit is not set to "1" (control transfer stage transition interrupt does not occur).

- SET\_CONFIGURATION request of Configuration Value  $\neq 0$  in Address state
- SET\_CONFIGURATION request of Configuration Value = 0 in Configured state

No automatic response is executed when the SET\_CONFIGURATION request other than the ones given above is received. In such case, the CTRT bit is set to "1" (control transfer stage transition interrupt occurs). When the state gets changed after receiving the aforesaid requests, the DVST bit is set to "1" if the SCFG bit is set to "1", irrespective of the validity of this function (device state transition interrupt occurs).

#### (2) ASAD (SET\_ADDRESS Automatic Response Mode) Bit (b0)

This bit sets the valid/invalid of automatic response mode for SET\_ADDRESS request. With the automatic response mode set to valid, zero-length packet is automatically transmitted against the requests below at the status stage before notifying the normal completion. Here, the CTRT bit is not set to "1" (control transfer stage transition interrupt does not occur).

• SET\_ADDRESS request at Default state

No automatic response is executed when the SET\_ADDRESS request other than the ones given above is received. In such case, the CTRT bit is set to "1" (control transfer stage transition interrupt occurs). When the state gets changed after receiving the aforesaid requests, the DVST bit is set to "1" if the SADR bit is set to "1", irrespective of the validity of this function (device state transition interrupt occurs).

# 2.23 EP0\_FIFO Select Register

■ EP0\_FIFO Select Register (EP0\_FIFO\_SELECT)

<Address : H'30>

b15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	b0
RCNT					Octl			BSWP							ISEL
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-

<H/W reset : H'0000>

<S/W reset : ->

			<03B 0	usie	301>
b	Bit name		Function	R	W
15	RCNT	0:	The ODLN bits are cleared by reading all receive data	0	0
	Read Count Mode	1:	The ODLN bits are counted down by reading receive data		
14~11	Reserved. Set it to "0".			0	0
10	Octl	0:	EP0_FIFO Data Register is 16-bit mode	0	0
	Register 8-Bit Mode	1:	EP0_FIFO Data Register is 8-bit mode		
9~8	Reserved. Set it to "0".			0	0
7	BSWP	0:	Byte is treated as little ENDIAN	0	0
	Byte Swap Mode	1:	Byte is treated as big ENDIAN		
6~1	Reserved. Set it to "0".			0	0
0	ISEL	0:	Control write transfer	0	0
	Buffer Select	1:	Control read transfer		

#### (1) RCNT (Read Count Mode) Bit (b15)

This bit sets the countdown methods of the ODLN bits at the time of reading the EP0\_FIFO Data Register. When this bit is set to "0", the ODLN bit value does not change in spite of reading the data from the EP0\_FIFO Data Register, and is cleared to H'0 when all data is read out.

When this bit is set to "1", the ODLN bit values are counted down every time the data is read from the EP0\_FIFO Data Register. Here, the down-count value differs as shown below depending on whether the EP0\_FIFO Data Register is set to 8-bit mode or 16-bit mode:

- 8-bit mode : Down-count per "-1"
- 16-bit mode : Down-count per "-2"

Note : Use the \*HWR/\*BYTE pin or the Octl bit of this register for setting the 8-bit/16-bit mode.

#### (2) Octl (Register 8-Bit Mode) Bit (b10)

This bit sets the access mode of the EP0\_FIFO Data Register.

When this bit is set to "0", the EP0\_FIFO Data Register is set to 16-bit mode, and all bits of the EP0\_FIFO Data Register are valid.

When this bit is set to "1", the EP0\_FIFO Data Register is set to 8-bit mode, and the upper-order 8 bits of the EP0\_FIFO Data Register (b15 to b8) are invalid.

Set this bit before receiving the data.

When set to control write transfer (ISEL bit = "0"), change this bit before receiving the data. When set to control read transfer (ISEL bit = "1"), if the EOreq bit indicates "1", do not change this bit. This bit becomes invalid (fixed to 8-bit mode) when the mode is set to 8-bit by \*HWR/\*BYTE pin

This bit becomes invalid (fixed to 8-bit mode) when the mode is set to 8-bit by \*HWR/\*BYTE pin. In such case, this bit is read "0".

#### (3) BSWP (Byte Swap Mode) Bit (b7)

This bit sets the endian of the EP0\_FIFO Data Register. When this bit is set to "0", the EP0\_FIFO Data Register gets such as little endian. When this bit is set to "1", the EP0\_FIFO Data Register gets such as big endian.

	b15~b8	b7~b0
Little Endian	odd number address	even number address
Big Endian	even number address	odd number address

Note: Don't set this bit to "1" when the mode is set to 8-bit (set by the Octl bit or \*HWR/\*BYTE pin).

#### (4) ISEL (Buffer Select) Bit (b0)

This bit selects the buffer transfer direction of the endpoint 0 used in the control transfer. When "0" is written to this bit, the buffer for control write transfer is valid. When "1" is written to this bit, the buffer for control read transfer is valid.

# 2.24 EP0\_FIFO Control Register

■ EP0\_FIFO Control Register (EP0\_FIFO\_CONTROL)

<Address : H'32>

b15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	b0
EP0	_PID	IVAL	BCLR	E0req	CCPL						ODLN				
0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
													<h <="" td=""><td>W reset :</td><td>H'0800&gt;</td></h>	W reset :	H'0800>

<S/W reset : -> <USB bus reset : ->

	5	<usb< th=""><th>1</th><th>1</th></usb<>	1	1
b	Bit name	Function	R	W
15~14	EP0_PID	00 : NAK	0	0
	Response PID	01: BUF		
		(Transmits response PID/data according to the state of		
		buffer etc,)		
		1x: STALL		
13	IVAL	<when control="" set="" to="" transfer="" write=""></when>	0	0
	IN Buffer Set/OUT Buffer Status	■ Read		
		0: Disables the reading of data from the buffer		
		1: Enables the reading of data from the buffer		
		■ Write		
		Invalid (Ignored when written)		
		<when control="" read="" set="" to="" transfer=""></when>		
		■ Read		
		0: Incomplete to write the data to buffer		
		1: Complete to write the data to buffer		
		■ Write		
		0: Invalid (Ignored when written)		
		1: Complete to write the data to buffer		
		(Forced completion : Transmits the short packet)		
12	BCLR	<when control="" set="" to="" transfer="" write=""></when>	0	0
	Buffer Clear	■ Write		
		0: Invalid (Ignored when written)		
		1: Buffer clear (When the IVAL bit is set to "1")		
		<when control="" read="" set="" to="" transfer=""></when>		
		■ Write		
		0: Invalid (Ignored when written)		
		1: Buffer clear (Note : When the IVAL bit is set to "1",		
		make sure to set the EP0_PID bits to "00" before		
		executing the aforesaid operations.)		
11	E0req	0: Enables to access EP0_FIFO Data Register etc,	0	×
	EP0_FIFO Ready	1: Disables to access EP0_FIFO Data Register etc,		
10	CCPL	0 : NAK response at status stage	0	0
	Control Transfer Control	1 : Normal completion response at status stage	1	
		(ACK response/zero-length packet transmit)		
9	Reserved. Set it to "0".		0	0
8~0	ODLN	Stores the receive data length in control write transfer	0	×
			Ĭ	

RENESAS

#### (1) EP0\_PID (Response PID) Bits (b15~b14)

These bits set the PID for response to the host at data/status stage of the control transfer. At setup stage, the ACK response is executed irrespective of these bits. Writing these bits are ignored when the VALID bit is equal to"1".

When these bits are set to "00"

- Data stage : NAK response
- Status stage : NAK response

When these bits are set to "01"

<when control<="" set="" th="" to=""><th>write transfer (ISEL bit = "0")&gt;</th></when>	write transfer (ISEL bit = "0")>
• Data ataga	· ACK reasonable often receiving the

• Data stage	: ACK response after receiving the data if the SIE side buffer can be ready to receive
	: NAK response if the SIE side buffer is not ready to receive
	In case the SIE side buffer is not ready to receive, the EPB_NRD bit is set to "1" when OUT token is received.
•Status stage	: Depends on CCPL bit
<when control="" read<="" set="" td="" to=""><td>transfer (ISEL bit = "1")&gt;</td></when>	transfer (ISEL bit = "1")>
• Data stage	: Transmits the data if the SIE side buffer is not ready to transmit
	NAK response if the SIE side buffer is not ready to transmit
	In case the SIE side buffer is not ready to transmit, the EPB_NRD bit is set to "1" when IN token is received.
•Status stage	: Depends on CCPL bit
When these bits are set to	"1 <b>x</b> "
• Data stage	: STALL response

In case the SIE side buffer is not ready to receive/transmit, the

EPB\_NRD bit is set to "1" when OUT token is received.

• Status stage : STALL response

The NAK response is not executed even if these bits are set to "00" when the data is being received at data stage. The settings of these bits are reflected from the next transaction.

Similarly, the transmission is not interrupted even if these bits are set to "00" when the data is being transmitted at data stage.

Further, these bits are automatically set to the values below when the following states occur:

- When setup token is received • "00" (NAK)
- When the request set to automatic response (SET\_ADDRESS or SET\_CONFIGURATION) is received • "01" (BUF)

The CCPL bit also is automatically set to "1" and transmits the zero-length packet at the succeeding status stage (IN transaction).

• When sequence error occurs (CTSQ bits are set to "110")

• "1x" (STALL)

#### (2) IVAL (IN Buffer Set/OUT Buffer Status) Bit (b13)

This bit indicates valid value when the E0req bit of this register is set to "0".

•When set to control write transfer (ISEL bit = "0") When this bit is set to "1", the buffer is at CPU side and can be read.

This bit is set to "1" at completion of receiving data. The conditions of receive completion depend on the CTRW bit. When this bit is set to "1", the EPB\_RDY bit is set to "1" (buffer ready interrupt occurs).

This bit is cleared to "0" due to one of the reasons as follows:

- Reads out all the data received in the CPU side buffer.
- Writes "1" to the BCLR bit.

#### Note: Refer to "3.2 FIFO Buffer" for CPU/SIE side.

•When set to control read transfer (ISEL bit = "1") When this bit is set to "0", the buffer is at CPU side and can be written.

This bit is cleared to "0" due to one of the reasons as follows:

- Transmits completely SIE side buffer.
- Writes "1" to the BCLR bit.

The transmit completion is changed by the CTRR bit. When this bit is set to "0" if the EPB\_EMPE bit is set to "1", the EPB\_EMP\_OVR bit is set to "1" (buffer empty/size over error interrupt occurs).

This bit is set to "1" due to one of the reasons as follows:

- Completely writes the transmit data to CPU side buffer.
  - Writes "1" to this bit.

When "1" is written to this bit, the write is forcibly completed. When some written data exists in the buffer, that data is transmitted as the short packet. Here, if the buffer is empty or cleared, the zero-length packet is transmitted. The buffer can be cleared using the BCLR bit. Further, the zero-length packet can be transmitted by writing "1" simultaneously to this bit and to the BCLR bit. In this case the buffer is cleared by setting "1" to BCLR bit, and this bit is cleared to "0" after the zero-length packet is transmitted.

The write completion also is changed by the CTRR bit.

#### Note: Refer to "3.2 FIFO Buffer" for CPU/SIE side.

#### (3) BCLR (Buffer Clear) Bit (b12)

This bit clears the data written to the CPU side buffer.

- •When set to control write transfer (ISEL bit = "0")
  - When the IVAL bit is set to "1", the following operations are executed by writing "1" to this bit:
    - Clears CPU side buffer.
    - Clears the IVAL bit of this register.
    - Clears the ODLN bits of this register.
- •When set to control read transfer (ISEL bit = "1")
  - When the IVAL bit is set to "0", the following operations are executed by writing "1" to this bit:Clears CPU side buffer.

Further, the zero-length packet can be transmitted by writing "1" simultaneously to this bit and to the IVAL bit. For details, refer to "IVAL bit".

When the IVAL bit is set to "1", the following operations are executed by writing "1" to this bit:

- Clears SIE side buffer (Unlike the other endpoints, the SIE side buffer can also be cleared by this bit).
- Clears the IVAL bit of this register.

# Note: When the IVAL bit is set to "1", make sure to set the EP0\_PID bits to "00" before executing the aforesaid operations.

This bit automatically returns to "0" after the buffer is cleared.

Rev1.01 2004.11.01 page 50 of 122

RENESAS

Note: Refer to "3.2 FIFO Buffer" for CPU/SIE side. Note: In case the transmit data exists in the buffer for EP0\_FIFO, the buffer empty interrupt occurs in the concerned endpoint when "1" is written to the BCLR bit.

#### (4) E0req (EP0\_FIFO Ready) Bit (b11)

When this bit is equal to "1", this bit indicates the states as follows:

- EP0\_FIFO Data Register can not be accessed.
  - The IVAL bit value of this register is invalid.
- The ODLN bit values of this register are invalid.

Make sure that this bit is equal to "0" before accessing the aforesaid registers/bits.

#### (5) CCPL (Control Transfer Control) Bit (b10)

This bit controls the status stage of the control transfer.

When this bit is set to "1", the operations below are executed at status stage of the control transfer and notifies the normal completion of the control transfer:

•When set to control write transfer (ISEL bit = "0")

• Transmits the zero-length packet after receiving IN token if the EP0\_PID bits are set to "01".

•When set to control read transfer (ISEL bit = "1")

• ACK response to the host after receiving the zero-length packet following OUT token if the EP0\_PID bits are set to "01".

When this bit is set to "0", NAK response is executed to the host after receiving the IN token/OUT token at status stage of the control transfer.

This bit is automatically cleared to "0" by receiving the setup token.

#### (6) ODLN (Control Write Receive Data Length) Bits (b8~b0)

These bits are valid for control write transfer and indicate the data number (byte count) received from the CPU side buffer.

Further, these bits are set to execute countdown when the EP0\_FIFO Data Register is read out. This operation changes according to the RCNT bit. For details, refer to "RCNT bit".

These bits indicate the valid value when the E0req bit of this register is equal to "0".

# 2.25 EP0\_FIFO Data Register

EP0	_FIFO [	Data Re	gister (I	EP0_FI	FO_DA	ATA)							<4	Address	s : H'3	34>
b15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	b	)
							EP0	_FIFO								
? -	? -	? -	? -	? -	? -	? -	? -	? -	? -	? -	? -	? -	? -	? -	?	
														W reset <s v<br="">USB bu</s>	V rese	t : ->
b			Bit r	name			Function									W
15~0	EP0_	FIFO			<when control="" set="" to="" transfer="" write=""></when>										0	0
	EP0_	FIFO Da	ta				Read	I								
							Reads	receive da	ata							
							<when< td=""><td>set to cor</td><td>ntrol rea</td><td>d transfe</td><td>er&gt;</td><td></td><td></td><td></td><td></td><td></td></when<>	set to cor	ntrol rea	d transfe	er>					
							Write	•								

Note:The upper 8 bits (b15 to b8) become invalid in the 8-bit-mode (using the Octl bit of the EP0\_FIFO Select Register or \*HWR/\*BYTE pin).

#### (1) EP0\_FIFO (EP0\_FIFO Data) Bits (b15~b0)

The receive data from the CPU side buffer is read or the transmit data to the CPU side buffer is written through this register.

Writes transmit data

When set to control write transfer (ISEL bit = "0"), the receive data from the buffer is read through this register.

When set to control read transfer (ISEL bit = "1"), the transmit data to the buffer is written through this register.

Make sure that the E0req bit is set to "0" before reading/writing these bits.

Note: Refer to "3.2 FIFO Buffer" for CPU/SIE side.

# 2.26 EP0 Continuous Transmit Data Length Register

■ EP0 Continuous Transmit Data Length Register (EP0\_SEND\_LEN)

<Address : H'36>

b15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	b0	)
											SDLN					
0	0	0	0	0	0	0	0 0 0 0 0 0 0 0								0	
-	-	.     . <td>-</td> <td></td>									-					
		<h reset<="" td="" w=""><td></td><td></td></h>														
		<s w<br=""><usb bus<="" td=""><td></td><td></td></usb></s>														
b			Bit n	ame						Functi	on				R V	N
15~9	Reser	Reserved. Set it to "0".										0 0	0			
8~0	SDLN						Control	read con	tinuous t	ransmit	data leng	gth		(	o c	С
	Contro	SDLN Control read continuous transmit data length Control Read Continuous Transmit Data Length														

#### (1) SDLN (Control Read Continuous Transmit Data Length) Bits (b8~b0)

These bits are valid when the EP0 is set to continuous transmit mode (CTRR bit = "1") at the time of control read transfer (ISEL bit = "1").

These bits set the total byte count of the data transmitted (over multiple transactions) during data stage of control read transfer.

These bits can be set to maximum 256 bytes. When total byte count exceeds 256, set the 256 bytes and the excess byte in several cycles.

When the integral multiples of the value set by the EPO Packet Size Register is set to these bits, the zerolength packet is automatically added after all data are transmitted. The zero-length packet is not automatically added if the SDLN are set to 256 to transmit 256 bytes data or more.

Write to the buffer after setting this bit. Set these bits before writing to the buffer.

# 2.27 CPU\_FIFO Select Register

CPU\_FIFO Select Register (CPU\_FIFO\_SELECT)

<Address : H'40>

b15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	b0
RCNT			RWND					BSWP	Octl				CPL	LEP	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	

<H/W reset : H'0000> <S/W reset : ->

<USB bus reset : ->

b	Bit name	Function	R	W
15	RCNT	0: The CPU_DTLN bits are cleared by reading all receive	0	0
	Read Count Mode	data		
		1: The CPU_DTLN bits are counted down by reading receive		
		data		
14~13	Reserved. Set it to "0".		0	0
12	RWND	<when buffer="" out="" set="" to=""></when>	0	0
	Buffer Rewind	■ Write		
		0: Invalid (Ignored when written)		
		1: Clears the buffer reading pointer		
		<when buffer="" in="" set="" to=""></when>		
		■ Write		
		0: Invalid (Ignored when written)		
		1: Clears the buffer writing pointer		
11~8	Reserved. Set it to "0".		0	0
7	BSWP	0: Byte is treated as little ENDIAN	0	0
	Byte Swap Mode	1: Byte is treated as big ENDIAN		
6	Octl	0: CPU_FIFO Data Register is 16-bit mode	0	0
	Register 8-Bit Mode	1: CPU_FIFO Data Register is 8-bit mode		
5~4	Reserved. Set it to "0".		0	0
3~0	CPU_EP	0001 :EP1 (Endpoint 1)	0	0
	CPU Access Endpoint Designate	0010 :EP2 (Endpoint 2)		
		0011 :EP3 (Endpoint 3)		
		0100 :EP4 (Endpoint 4)		
		0101 :EP5 (Endpoint 5)		
		0110 :EP6 (Endpoint 6)		
		Other than those above : Invalid		

#### (1) RCNT (Read Count Mode) Bit (b15)

This bit sets the countdown methods of the CPU\_DTLN bits at the time of reading the CPU\_FIFO Data Register.

When this bit is set to "0", the CPU\_DTLN bit value does not change in spite of reading the data from the CPU\_FIFO Data Register, and is cleared to H'0 when all data is read out.

When this bit is set to "1", the CPU\_DTLN bit values are counted down every time the data is read from the CPU\_FIFO Data Register. Here, the down-count value differs as shown below depending on whether the CPU\_FIFO Data Register is set to 8-bit mode or 16-bit mode:

- 8-bit mode : Down-count per "-1"
- 16-bit mode : Down-count per "-2"

Note : Use the \*HWR/\*BYTE pin or the Octl bit of this register for setting the 8-bit/16-bit mode.

Rev1.01 2004.11.01 page 54 of 122

#### (2) RWND (Buffer Rewind) Bit (b12)

This bit rewinds (initializes) the buffer pointer.

- •When set to OUT buffer (EPi\_DIR bit = "0") When the IVAL bit of the CPU\_FIFO Control Register is set to "1", the buffer reading pointer can be initialized by writing "1" to this bit. This enables reading of the receive data from the beginning.
- •When set to IN buffer (EPi\_DIR bit = "1")

When the IVAL bit of the CPU\_FIFO Control Register is set to "0", the buffer writing pointer can be initialized by writing "1" to this bit. This enables resetting of the transmit data from the beginning. The operation is equivalent to the case when "1" is set to the BCLR bit if set to IN buffer.

#### (3) BSWP (Byte Swap Mode) Bit (b7)

This bit sets the endian of the CPU\_FIFO Data Register. When this bit is set to "0", the CPU\_FIFO Data Register gets such as little endian. When this bit is set to "1", the CPU\_FIFO Data Register gets such as big endian.

	b15~b8	b7~b0
Little Endian	odd number address	even number address
Big Endian	even number address	odd number address

#### Note: Do not set this bit to "1" when the mode is set to 8-bit (set by the Octl bit or \*HWR/\*BYTE pin).

#### (4) Octl (Register 8-Bit Mode) Bit (b6)

This bit sets the access mode of the CPU\_FIFO Data Register.

When this bit is set to "0", the CPU\_FIFO Data Register is set to 16-bit mode, and all bits of the CPU\_FIFO Data Register are valid.

When this bit is set to "1", the CPU\_FIFO Data Register is set to 8-bit mode, and the upper-order 8 bits of the CPU\_FIFO Data Register (b15 to b8) are invalid.

When set to OUT buffer (EPi\_DIR bit = "0"), change this bit before receiving the data. When set to IN buffer (EPi\_DIR bit = "1"), if the Creq bit is equal to "1", do not change this bit.

This bit becomes invalid (fixed to 8-bit mode) when the mode is set to 8-bit by \*HWR/\*BYTE pin. In such case, this bit is read "0".

# Note: The access width of the CPU\_FIFO Data Register is controlled by the logical sum of this bit and the EPi\_Octl bits of the EPi Configuration Register 1 specified by the CPU\_EP bits. Hence, the mode is set to 8-bit if "1" is set to either this bit or to the EPi\_Octl bits of the EPi Configuration Register 1. Make sure that both bits must be set to "0" to change to 16-bit mode.

#### (5) CPU\_EP (CPU Access Endpoint Designate) Bits (b3~b0)

These bits select the endpoint accessed by CPU.

Make sure that the endpoint selection does not get overlapped with the selection by the DMA\_EP bits. When making a change in these bits to select the other the endpoint, make sure that the source endpoint and the destination endpoint to be changed are not under the access by the CPU or during receiving/transmitting of SIE (under access to FIFO buffer).

# 2.28 CPU\_FIFO Control Register

■ CPU\_FIFO Control Register (CPU\_FIFO\_CONTROL)

<Address : H'42>

b15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	b0
	IDLY	IVAL	BCLR	Creq					C	PU_DTL	N				
0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
													<h <="" td=""><td>W reset</td><td>: H'0800&gt;</td></h>	W reset	: H'0800>

<S/W reset : -> <USB bus reset : ->

b	Bit name	Function	R	W
15	Reserved. Set it to "0".		0	0
14	IDLY	0: Disable of IDLY function	0	0
	Isochronous Transmit Delay Set	1: Enable of IDLY function		
13	IVAL	<when buffer="" out="" set="" to=""></when>	0	0
	IN Buffer Set/OUT Buffer Status	■ Read		
		0: Disables reading data from the buffer		
		1: Enables reading data from the buffer		
		■ Write		
		Invalid (Ignored when written)		
		<when buffer="" in="" set="" to=""></when>		
		■ Read		
		0: Incomplete to write the data to buffer		
		1: Complete to write the data to buffer		
		■ Write		
		0: Invalid (Ignored when written)		
		1: Complete to write the data to buffer		
		(Forced completion : Transmits short packet)		
12	BCLR	<when buffer="" out="" set="" to=""></when>	0	0
	Buffer Clear	■ Write		
		0: Invalid (Ignored when written)		
		1: Buffer clear (When the IVAL bit is set to "1")		
		<when buffer="" in="" set="" to=""></when>		
		■ Write		
		0: Invalid (Ignored when written)		
		1: Buffer clear (When the IVAL bit is set to "0")		
11	Creq	0: Enables accessing CPU_FIFO Data Register etc,	0	×
	CPU_FIFO Ready	1 : Disables accessing CPU_FIFO Data Register etc,		<u> </u>
10~0	CPU_DTLN	Stores the receive data length (byte count)	0	×
	CPU_FIFO Receive Data Length Register			

RENESAS

#### (1) IDLY (Isochronous Transmit Delay Set) Bit (b14)

In isochronous transfer, transmission can be started by writing "1" to this bit or to the IVAL bit after writing the transmit data to the buffer (Note).

When "1" is written to this bit, the data is transmitted by receiving the IN token after confirming the received SOF packet. After the data transmit starts, this is cleared to "0" (Refer to Figure 2.11).

When "1" is written to the IVAL bit of this register, the data is transmitted by receiving the next IN token (Refer to Figure 2.12).

# Note: Set the transmit data size + 1 byte or more to the EPi\_MXPS bits. When set to transmit data size, the IVAL bit is set to "1" when the writing to the buffer completes. Hence, this function is not applicable when set to 1023 bytes, the maximum value of the EPi\_MXPS bits.




Figure 2.11 Transmit start timing at IDLY bit = "1"




Figure 2.12 Transmit start timing at IVAL bit = "1"

#### (2) IVAL (IN Buffer Set/OUT Buffer Status) Bit (b13)

This bit indicates valid value when the Creq bit of this register is equal to "0". This bit sets/clears the EPB\_RDY bit to "1" (Refer to "EPB\_RDY bit").

•When set to OUT buffer (EPi\_DIR bit = "0")

When this bit is set to "1", the receive data in the CPU side buffer is ready to be read.

This bit is set to "1" due to one of the reasons as follows:

- OWhen set to single buffer mode (EPi\_DBLB bit = "0")
  - Completes receiving (SIE side buffer).
  - Writes "1" to the TGL bit.
- OWhen set to double buffer mode (EPi\_DBLB bit = "1")
  - Completes receiving of SIE side buffer and reading of CPU side buffer.
    - Writes "1" to the TGL bit.

The receive completion is changed by the EPi\_RWMD bit.

This bit is cleared to "0" due to one of the reasons as follows:

- Reads out all the receive data in the CPU side buffer.
- Writes "1" to the BCLR bit.
- Writes "1" to the ACLR bit.



#### •When set to IN buffer (EPi\_DIR bit = "1")

When this bit is set to "0", the CPU side buffer is ready to write the transmit data.

This bit is cleared to "0" due to one of the reasons as follows:

- OWhen set to single buffer mode (EPi\_DBLB bit = "0")
  - Completes transmitting of SIE side buffer.
  - Writes "1" to the SCLR bit. •
  - Writes "1" to the ACLR bit.
  - OWhen set to double buffer mode (EPi\_DBLB bit = "1")
  - Completes transmitting of SIE side buffer and writing of CPU side buffer.
    - Writes "1" to the SCLR bit.
    - Writes "1" to the ACLR bit.
    - Writes "1" to the BCLR bit.

The transmit completion is changed by the EPi\_RWMD bit.

This bit is set to "1" due to one of the reasons as follows:

- Completes writing the transmit data to CPU side buffer.
- Writes "1" to this bit.

When "1" is written to this bit, the write operation is forcibly completed. When some written data exists in the buffer, that data is solely transmitted as the short packet. Here, if the buffer is empty or cleared, the zero-length packet is transmitted. The buffer can be cleared using the BCLR bit. Further, the zero-length packet can be transmitted by writing "1" simultaneously to this bit and to the BCLR bit. In this case the buffer is cleared by setting "1" to BCLR bit, and this bit is cleared to "0" after the zero-length packet is transmitted.

The write completion also is changed by the EPi\_RWMD bit.

#### (3) BCLR (Buffer Clear) Bit (b12)

This bit clears the data written to the CPU side buffer.

- •When set to OUT buffer (EPi DIR bit = "0")
  - When the IVAL bit is set to "1", the following operations are executed by writing "1" to this bit:
    - Clears CPU side buffer.
    - Clears the IVAL bit of this register.
    - Clears the CPU\_DTLN bits of this register.
- •When set to IN buffer (EPi\_DIR bit = "1")
  - When the IVAL bit is set to "0", the following operations are executed by writing "1" to this bit: • Clears CPU side buffer.

Further, the zero-length packet can be transmitted by writing "1" simultaneously to this bit and to the IVAL bit. For details, refer to "IVAL bit".

This bit automatically returns to "0" after the buffer is cleared.

#### Note: Refer to "3.2 FIFO Buffer" for CPU/SIE side.

#### (4) Creq (CPU\_FIFO Ready) Bit (b11)

When this bit is equal to "1", this bit indicates the states as follows:

- CPU\_FIFO Data Register can not be accessed.
- The IVAL bit value of this register is invalid.
- The CPU\_DTLN bit values of this register are invalid.

Make sure that this bit is equal to "0" before accessing the aforesaid registers/bits.

#### (5) CPU\_DTLN (CPU\_FIFO Receive Data Length Register) Bits (b10~b0)

These bits are valid against the endpoint set to the OUT buffer (EPi\_DIR bit = "0") and indicates the receive data number (byte count) in the CPU side buffer.

Further, these bits are set to execute countdown when the CPU\_FIFO Data Register is read out. This operation changes according to the RCNT bit of the CPU\_FIFO Select Register. For details, refer to "RCNT bit".

These bits indicate the valid value when the Creq bit of this register is equal to "0".

Note: Refer to "3.2 FIFO Buffer" for CPU/SIE side.

# 2.29 CPU\_FIFO Data Register

■ CPU_FIFO Data Register (CPU_FIFO_DATA) <address :<="" th=""><th>s : H</th><th>'44&gt;</th></address>										s : H	'44>					
b15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	t	0
							CPU	FIFO								
? - -	? - -	? - -	? - -	? - -	? - -	? - -	? - -	? - -	? - -	? - -	? - -	? - -	? - -	? - -		? - -
														W reset S/V/ USB bu	V res	et : ->
b			Bit n	ame						Funct	ion				R	W
15~0	CPU_ CPU_	FIFO FIFO Da	ata				Read	set to OL		(>					0	0
							Reads re <when s<="" td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></when>									
		■ Write														
							Writes tr	ansmit d	ata							

Note:The upper 8 bits (b15 to b8) become invalid in the 8-bit mode (using the Octl bits or \*HWR/\*BYTE pin).

#### (1) CPU\_FIFO(CPU\_FIFO Data) Bits (b15~b0)

The receive data from the CPU side buffer is read or the transmit data to the CPU side buffer is written through this register.

When set to OUT buffer (EPi\_DIR bit = "0"), the receive data from the CPU side buffer is read through this register.

When set to IN buffer (EPi\_DIR bit = "1"), the transmit data to the CPU side buffer is written through this register.

Make sure that the Creq bit is equal to "0" before reading/writing these bits.

#### Note: Refer to "3.2 FIFO Buffer" for CPU/SIE side.

Note: When set to 16-bit mode, the M66291 is capable of recognizing the byte data written. Hence, it is possible to transmit the odd byte data by setting "1" to the IVAL bit after writing the byte data.

# 2.30 SIE\_FIFO Status Register

■ SIE\_FIFO Status Register (SIE\_FIFO\_STATUS)

<Address : H'46>

b15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	b0
		TGL	SCLR	Sreq					Ś	SIE_DTLM	١				
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
													<h <="" td=""><td>W reset :</td><td>: H'0000&gt;</td></h>	W reset :	: H'0000>

<S/W reset : ->

		<usb b<="" th=""><th>us res</th><th>set : -&gt;</th></usb>	us res	set : ->
b	Bit name	Function	R	W
15~14	Reserved. Set it to "0".		0	0
13	TGL	<when buffer="" out="" set="" to=""></when>	0	0
	Buffer Toggle	■ Write		
		0: Invalid (Ignored when written)		
		1: Forces the buffer to toggle in receive ready state to read		
		ready state		
		<when buffer="" in="" set="" to=""></when>		
		■ Write		
		0: Invalid (Ignored when written)		
		1: Inhibited		
12	SCLR	<when buffer="" out="" set="" to=""></when>	0	0
	Buffer Clear	■ Write		
		0 : Invalid		
		1 : Inhibited		
		<when buffer="" in="" set="" to=""></when>		
		0: Invalid (Ignored when written)		
		1: Clears the buffer in transmit ready state		
11	Sreq	0: Enables to be write to TGL bit/SCLR bit	0	×
	SIE_FIFO Ready	1: Disables to be write to TGL bit/SCLR bit		
10~0	SIE_DTLN	Receive data length of SIE internal FIFO	0	×
	SIE_FIFO Receive Data Length			

This register is valid against the endpoint set by the CPU\_EP bits.

#### (1) TGL (Buffer Toggle) Bit (b13)

This bit is valid against the endpoint set to the OUT buffer (EPi\_DIR bit = "0") and is used for continuous transmit/receive mode (EPi\_RWMD = "1"). Do not write "1" when set to the IN buffer (EPi\_DIR bit = "1") When "1" is written to this bit, the SIE side buffer is forced to complete receiving. The buffer is toggled, irrespective of the presence/absence of the CPU side buffer data (causing the SIE side buffer to complete receiving and to get toggled, and the IVAL bit to set to "1"). Make sure that the buffer data in the CPU side are not cleared.

Here, the EPB\_RDY bit also is set to "1" (buffer ready interrupt occurs).

#### Note: Refer to "3.2 FIFO Buffer" for CPU/SIE side.

Note: Make sure that the response PID is set to NAK (EPi\_PID bits = "00") and the Sreq bit to "0" before writing "1" to this bit.

#### (2) SCLR (Buffer Clear) Bit (b12)

This bit is valid against the endpoint set to the IN buffer (EPi\_DIR bit = "1"). Do not write "1" when set to the OUT buffer (EPi\_DIR bit = "0")

The SIE side buffer is cleared by writing "1" to this bit.

#### Note: Refer to "3.2 FIFO Buffer" for CPU/SIE side.

Note: Make sure that the response PID is set to NAK (EPi\_PID bits = "00") and the Sreq bit to "0" before writing "1" to this bit.

#### (3) Sreq (SIE\_FIFO Ready) Bit (b11)

This bit indicates to enable/disable of writing to the TGL bit and SCLR bit. When this bit is set to "1", do not write to the TGL bit and SCLR bit.

#### (4) SIE\_DTLN (SIE\_FIFO Receive Data Length) Bits (b10~b0)

These bits are valid against the endpoint set to the OUT buffer (EPi\_DIR bit = "0") and indicates the receive data number (byte count) in the SIE side buffer (renewed after every ACK transmit).

#### Note: Refer to "3.2 FIFO Buffer" for CPU/SIE side.

# 2.31 Dn\_FIFO Select Registers (n=0~1)

■ D0\_FIFO Select Register (D0\_FIFO\_SELECT)

D1\_FIFO Select Register (D1\_FIFO\_SELECT)

<Address : H'48> <Address : H'50>

b15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	b0		
BUST	DFC	DRM	RWND	ACKA	REQA	INTM	DMAEN	BSWP	Octl				DMA_EP				
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
-	-	-	-	-	-	-		-	-	-	-	-	-				
															1.1100000		

<H/W reset : H'0000> <S/W reset : -> <USB bus reset : ->

b	Bit name	Function	R	W
15	BUST	0: Cycle Steal Transfer	0	0
	Burst Mode	1 : Burst Transfer		
13~14	DFORM	00: Controls by DACK signal and read/write signal	0	0
	Transfer Method	01: Controls by DACK signal only		
		10: Controls by chip select/address signal and read/write signal		
		11: Reserved		
12	RWND	<when buffer="" out="" set="" to=""></when>	0	0
	Buffer Rewind	■ Write		
		0: Invalid (Ignored when written)		
		1: Clears the buffer reading pointer		
		<when buffer="" in="" set="" to=""></when>		
		■ Write		
		0: Invalid (Ignored when written)		
		1: Clears the buffer writing pointer		
11	ACKA	0 : "L" active	0	0
	DACK Polarity	1 : "H" active		
10	REQA	0 : "L" active	0	0
	DREQ Polarity	1 : "H" active		
9	INTM	0: Sets "1" to EPB_RDY bit by completion of DMA transfer	0	0
	DMA Interrupt Mode	1: Sets "1" to EPB_RDY bit by completion of receiving		
8	DMAEN	0: Disable DMA transfer	0	0
	DMA Enable	1: Enable DMA transfer (assertion of DREQ signal)		
7	BSWP	0: Byte is treated as little ENDIAN	0	0
	Byte Swap Mode	1: Byte is treated as big ENDIAN		
6	Octl	0: Dn_FIFO Data Register is 16-bit mode	0	0
	Register 8-Bit Mode	1: Dn_FIFO Data Register is 8-bit mode		
5~4	Reserved. Set it to "0".		0	0
3~0	DMA_EP	0001 :EP1 (Endpoint 1)	0	0
	DMA Transfer Endpoint Designate	0010 :EP2 (Endpoint 2)		
		0011 :EP3 (Endpoint 3)		
		0100 :EP4 (Endpoint 4)		
		0101 :EP5 (Endpoint 5)		
		0110 :EP6 (Endpoint 6)		
		Other than those above : Invalid		

RENESAS

#### (1) BUST (Burst Mode) Bit (b15)

When set to cycle steal transfer, the assertion and negation of the DREQ signal are repeated every time the signal is subjected to DMA transfer (8-bit or 16-bit) when the CPU side buffer can be accessed. The negation is executed when the Dn\_FIFO Data Register is accessed.

When set to burst transfer, it keeps on asserting the DREQ signal until the reading/writing of the CPU side buffer completes when the CPU side buffer can be accessed.

It is possible to forcibly complete the writing and then enabling transmit of short packet by asserting the TC signal at the time of writing.

#### (2) DFORM (Transfer Method) Bit (b14~b13)

These bits select the DMA transfer method.

•When set to "00"

At the time of reading, the data of the Dn\_FIFO Data Register is available while the DACK signal is at "L" and the read signal at "L".

At the time of writing, the data is written to the Dn\_FIFO Data Register when the DACK signal is at "L" and by the rising edge of write signal.

•When set to "01"

Only the DACK signal is used and the Read/Write signal is not used (the Read/Write signal is ignored). At the time of reading, the data of the Dn\_FIFO Data Register is available while the DACK signal is at "L".

At the time of writing, the data is written to the Dn\_FIFO Data Register by the rising edge of DACK signal.

•When set to "10"

In place of the DACK signal (the DACK signal is ignored here), the address signal can be used to read/write the data of the Dn\_FIFO Data Register.

At the time of reading, the data of the  $Dn_FIFO$  Data Register is available when the read signal is at "L".

At the time of writing, the data is written to the Dn\_FIFO Data Register by the rising edge of write.

When the endpoint set to the OUT buffer (EPi\_DIR bit = "0") is assigned to the DMA\_EP, writing operation to the Dn\_FIFO Data Register is ignored.

Similarly, when the endpoint set to the IN buffer (EPi\_DIR bit = "1") is assigned to the DMA\_EP, reading operation to the Dn\_FIFO Data Register is ignored (undefined value is read).

#### (3) RWND (Buffer Rewind) Bit (b12)

This bit rewinds (clears) the buffer pointer.

- •When set to OUT buffer (EPi\_DIR bit = "0") When the IVAL bit of the Dn\_FIFO Control Register is set to "1", the buffer reading pointer can be cleared by writing "1" to this bit. This enables reading of the receive data from the beginning.
- •When set to IN buffer (EPi\_DIR bit = "1") When the IVAL bit of the Dn\_FIFO Control Register is set to "0", the buffer writing pointer can be cleared by writing "1" to this bit. This enables resetting of the transmit data from the beginning.

#### (4) ACKA (DACK Polarity) Bit (b11)

This bit sets the DACK signal polarity.

#### (5) REQA (DREQ Polarity) Bit (b10)

This bit sets the DREQ signal polarity.

#### (6) INTM (DMA Interrupt Mode) Bit (b9)

This bit sets the timing of setting "1" to the EPB\_RDY bit.

<When set to OUT buffer (EPi\_DIR bit = "0")>

When this bit is set to "0", the EPB\_RDY bit is set to "1" after reading all buffer data including the received short packet (including the zero-length packet) <buffer ready interrupt occurs>. In case of reading the buffer, the buffer state as well as the bits below are retained. This enables the reading of the received data length using the buffer ready interrupt.

- IVAL bit of the Dn\_FIFO Control Register ("1" retained)
- DMA\_DTLN bits of the Dn\_FIFO Control Register

It is necessary to write "1" to the BCLR bit and to clean the buffer in order to receive the next data. Thus clears the IVAL bit to "0", and the EPB\_RDY bits also are cleared if the RDYM bit is set to "0". If the RDYM bit is set to "1", the EPB\_RDY bits are cleared to "0" by writing "0" to the EPB\_RDY bit.

When this bit is set to "1", the EPB\_RDY bit is set to "1" under the same conditions as the endpoint not specified by the DMA\_EP bits (buffer ready interrupt occurs).

<When set to IN buffer (EPi\_DIR bit = "1")>

When this bit is set to "0", the EPB\_RDY bit cannot be set to "1".

When this bit is set to "1", the EPB\_RDY bit is set to "1" under the same conditions as the endpoint not specified by the DMA\_EP bits (buffer ready interrupt occurs).

#### Note: Do not use with DMAEN = "0" when this bit is set to "0".

#### (7) DMAEN (DMA Enable) Bit (b8)

This bit sets the enable/disable of the output of the DREQ signal for DMA transfer. When this bit is set to "1", the DMA transfer is set to enable mode, making the DREQ signal ready for assertion.

When this bit is written to "0", the DMA transfer is disabled, allowing no output of DREQ signal.

Note: Do not use with INTM = "0" when this bit is set to "0".

#### (8) BSWP (Byte Swap Mode) Bit (b7)

This bit sets the endian of the Dn\_FIFO Data Register. When this bit is set to "0", the Dn\_FIFO Data Register gets such as little endian. When this bit is set to "1", the Dn\_FIFO Data Register gets such as big endian.

	b15~b8	b7~b0
Little Endian	odd number address	even number address
Big Endian	even number address	odd number address

Note: Don't set this bit to "1" when the mode is set to 8-bit (set by the Octl bit or \*HWR/\*BYTE pin).

#### (9) Octl (Register 8-Bit Mode) Bit (b6)

This bit sets the access mode of the Dn\_FIFO Data Register.

When this bit is set to "0", the Dn\_FIFO Data Register is set to 16-bit mode, and all bits of the Dn\_FIFO Data Register are valid.

When this bit is set to "1", the Dn\_FIFO Data Register is set to 8-bit mode, and the upper-order 8 bits of the Dn\_FIFO Data Register (b15 to b8) are invalid.

When set to OUT buffer (EPi\_DIR bit = "0"), change this bit before receiving the data. When set to IN buffer (EPi\_DIR bit = "1"), if the Dreq bit is equal to "1", do not change this bit.

This bit becomes invalid (fixed to 8-bit mode) when the mode is set to 8-bit by \*HWR/\*BYTE pin. In such case, this bit is read "0".

Note: The access width of the Dn\_FIFO Data Register is controlled by the logical sum of this bit and the EPi\_Octl bits of the EPi Configuration Register 1 specified by the DMA\_EP bits. Hence, the mode is set to 8-bit if "1" is set to either this bit or to the EPi\_Octl bits of the EPi Configuration Register 1. Make sure that both bits must be set to "0" to change to 16-bit mode.

Note: Do not change this bit while accessing the Dn\_FIFO Data Register.

#### (10) DMA\_EP (DMA Transfer Endpoint Designate) Bits (b3~b0)

These bits select the endpoint of DMA transfer.

Make sure that the endpoint selection does not get overlapped with the selection by the CPU\_EP bits. When making a change in these bits to select the other endpoint, make sure that the source endpoint and the destination endpoint to be changed are not under the access by the CPU/DMA or during receiving/transmitting of SIE (under access to FIFO buffer).

# 2.32 Dn\_FIFO Control Registers (n=0~1)

■ D0\_FIFO Control Register (D0\_FIFO\_CONTROL)

D1\_FIFO Control Register (D1\_FIFO\_CONTROL)

<Address : H'4A> <Address : H'52>

b15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	b0
TRCLR	TREN	IVAL	BCLR	Dreq					D	MA_DTL	N				
0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
													<h <="" td=""><td>W reset</td><td>: H'0800&gt;</td></h>	W reset	: H'0800>

<S/W reset : -> <USB bus reset : ->

b	Bit name	Function	R	W
15	TRCLR	■ Write	0	0
	Transaction Count Clear	0: Invalid (Ignored when written)		
		1: Clears the DMAn_Transaction Count Register		
14	TREN	0: Disable of transaction count function	0	0
	Transaction Count Enable	1: Enable of transaction count function		
13	IVAL	<when buffer="" out="" set="" to=""></when>	0	0
	IN Buffer Set/OUT Buffer Status	■ Read		
		0: Disables the reading of data from the buffer		
		1: Enables the reading of data from the buffer		
		■ Write		
		Invalid (Ignored when written)		
		<when buffer="" in="" set="" to=""></when>		
		■ Read		
		0: Incomplete to write the data to buffer		
		1: Complete to write the data to buffer		
		■ Write		
		0: Invalid (Ignored when written)		
		1: Complete to write the data to buffer		
		(Forced completion : Transmits short packet)		
12	BCLR	<when buffer="" out="" set="" to=""></when>	0	0
	Buffer Clear	■ Write		
		0: Invalid (Ignored when written)		
		1: Buffer clear (When the IVAL bit is set to "1")		
		<when buffer="" in="" set="" to=""></when>		
		■ Write		
		0: Invalid (Ignored when written)		
		1 : Buffer clear		
11	Dreq	0: Enables to access Dn_FIFO Data Register	0	×
	D_FIFO Ready	1: Disables to access Dn_FIFO Data Register		
10~0	DMA_DTLN	Stores the receive data length (byte count)	0	×
	D_FIFO Receive Data Length Register			

#### (1) TRCLR (Transaction Count Clear) Bit (b15)

When written to "1", this bit clears the value of the DMAn\_Transaction Count Register. The writing of "1" to this bit is not retained and is automatically cleared to "0".

#### (2) TREN (Transaction Count Enable) Bit (b14)

This bit sets the enable/disable of transaction count function. Refer to "2.34 DMAn\_Transaction Count Registers (n=0~1)".

Rev1.01 2004.11.01 page 67 of 122

#### (3) IVAL (IN Buffer Set/OUT Buffer Status) Bit (b13)

This bit indicates valid value when the Dreq bit of this register is equal to "0".

The operation of this bit is the same as that of the IVAL bit of the CPU\_FIFO Control Register. Take care the setting of the EPB\_RDY bit to "1" using this bit (buffer ready interrupt occurs) changes according to the INTM bit (Refer to "EPB\_RDY/INTM bit").

#### (4) BCLR (Buffer Clear) Bit (b12)

This bit indicates valid value when the Dreq bit of this register is set to "0". The operation of this bit is the same as that of the BCLR bit of the CPU\_FIFO Control Register.

## (5) Dreq (D\_FIFO Ready) Bit (b11)

When this bit is equal to "1", this bit indicates the states as follows:

- Dn\_FIFO Data Register can not be accessed.
- The IVAL bit value of this register is invalid.
- The DMA\_DTLN bit values of this register are invalid.

Make sure that this bit is equal to "0" before making access to the aforesaid registers/bits.

#### (6) DMA\_DTLN (D\_FIFO Receive Data Length Register) Bits (b10~b0)

These bits are valid against the endpoint set to the OUT buffer (EPi\_DIR bit = "0") and indicates the receive data number (byte count) in the CPU side buffer.

These bits indicate the valid value when the Dreq bit of this register is equal to "0".

Note: Refer to "3.2 FIFO Buffer" for CPU/SIE side.

# 2.33 Dn\_FIFO Data Registers (n=0~1)

■ D0_F ■ D1_F		-	-											ddress : \ddress	-
b15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	b0
							D_F	FIFO							
?	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
<u> </u>	-	-	-	-	-	-	-	-	-	-	-	-	- <h <="" td=""><td></td><td>- H'????&gt;</td></h>		- H'????>
													~		reset : -> reset : ->
b			Bit n	ame						Functi	on		~	F	

b	Bit name	Function	R	W
15~0	D_FIFO	<when buffer="" out="" set="" to=""></when>	0	0
	D_FIFO Data	■ Read		
		Reads receive data		1
		<when buffer="" in="" set="" to=""></when>		1
		■ Write		1
		Writes transmit data		

Note: The upper 8 bits (b15 to b8) become invalid in the 8-bit mode (using the Octl bits or \*HWR/\*BYTE pin).

#### (1) D\_FIFO(D\_FIFO Data) Bits (b15~b0)

The receive data from the CPU side buffer is read or the transmit data to the CPU side buffer is written through this register.

When set to OUT buffer (EPi\_DIR bit = "0"), the receive data from the CPU side buffer is read through this register.

When set to IN buffer (EPi\_DIR bit = "1"), the transmit data to the CPU side buffer is written through this register.

Make sure that the Dreq bit is equal to "0" before reading/writing these bits when the DMAEN bit is set to "0". Note: Refer to "3.2 FIFO Buffer" for CPU/SIE side.

Note: When set to 16-bit mode, the M66291 is capable of recognizing the byte data written. Hence, it is possible to transmit the odd byte data by setting "1" to the IVAL bit or asserting the TC pin after writing the byte data.

# 2.34 DMAn\_Transaction Count Registers (n=0~1)

- DMA0\_Transaction Count Register (DMA0\_TRN\_COUNT)
  - DMA1\_Transaction Count Register (DMA1\_TRN\_COUNT)

<Address : H'4E> <Address : H'56>

b15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	b0
	TRNCNT														
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
													<h <="" th=""><th>W reset :</th><th>: H'0000&gt;</th></h>	W reset :	: H'0000>

<S/W reset : ->

<USB bus reset : ->

b	Bit name	Function	R	W
15~0	TRNCNT	<tren bit="0"></tren>	0	0
	Transaction Count	Packet count that completes the receiving		
		(behaving as the compare register)		
		<tren bit="1"></tren>		
		■ Read		
		The number of the received packets (behaving as the current		
		register)		
		■ Write		
		Packet count that completes the receiving		
		(behaving as the compare register)		

#### (1) TRNCNT (Transaction Count) Bits (b15~b0)

This register is used under the following conditions:

- When set to OUT buffer (EPi\_DIR bit = "0").
- When set to continuous receive mode (EPi\_RWMD bit = "1").
- When set to bulk transfer mode (EPi\_TYP bits = " 01")
- When accessing using Dn\_FIFO Data Register.

With the transaction count function set to be enabled (TREN bit = "1"), the following conditions are added to the buffer receive completion condition. In case of the receive completion, refer to the "EPi\_RWMD bit of the EPi Configuration Register 0".

- When the value set by this register conforms to the packet receive count.
- (Conformity between current register and compare register; See below.)

This register is composed of two registers as follows:

- Current register :Counting of the received packet number (counts up at the TREN bit = "1")
- Compare register : The value that completes the receiving

It is necessary to clear the TNCNT bits as the current register to "0" by writing "1" to the TRCLR bit before the next transfer.

# 2.35 FIFO Status Register

■ FIFO Status Register (FIFO_STATUS) <address :="" h'58=""></address>														58>			
	b15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	t	0
			EPB_STS														
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		0
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		0
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		-
														<h <="" td=""><td>W reset</td><td>: H'C</td><td>&lt;0000</td></h>	W reset	: H'C	<0000
														<s <="" td=""><td>W reset</td><td>: H'C</td><td>&lt;000</td></s>	W reset	: H'C	<000
														<	JSB bus	res	et : ->
	b			Bit n	ame				Function								W
	15~7	Reser	ved. Set	it to "0".												0	0
	6~0	EPB_	STS					■ Read									×
		Endpo	Endpoint 0~6 Buffer Status 0: Disables the reading and writing of data to and from the											he			

buffer

buffer

Enables the reading and writing of data to and from the

#### (1) EPB\_STS (Endpoint 0~6 Buffer Status) Bits (b6~b0)

The condition for setting this bit to "1" is the same as that of the Interrupt Status Register 1. Make sure that the condition for clearing this bit to "0" differs as follows.

1:

The condition for clearing this bit to "0" is always the same as in the case of the RDYM bit set to "0". Hence, the presence/absence of data in the buffer can be confirmed by reading these bits even after the interrupt is cleared by writing "0" to the Interrupt Status Register 1.

# 2.36 Port Control Register

Port Control Register (PORT\_CNTL)

b15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	b0
				PIEN								PDIR			
0	0	0	0	0	0	0	0	0		0	0	0	0	0	0
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-

<H/W reset : H'0000> <S/W reset : ->

-			<usb bus="" re<="" th=""><th>eset : ·</th></usb>	eset : ·
b	Bit name	Function	R	W
15	Reserved. Set it to "0".		0	0
14~8	PIEN	0: Disable Port Input	0	0
	Port Input Enable	1: Enable Port Input		
		The port number corresponds to the bit number.		
		b8 :P0 pin		
		b9 :P1 pin		
		b10 :P2 pin		
		b11 :P3 pin		
		b12 :P4 pin		
		b13 :P5 pin		
		b14 :P6 pin		
7	Reserved. Set it to "0".		0	0
6~0	PDIR	0 : Input Port	0	0
	Port Direction	1 : Output Port		
		The port number corresponds to the bit number.		
		b0 :P0 pin		
		b1 :P1 pin		
		b2 :P2 pin		
		b3 :P3 pin		
		b4 :P4 pin		
		b5 :P5 pin		
		b6 :P6 pin		

The port pins,  $P0 \sim P6$ , automatically turn to input/output ports by setting to 8-bit bus interface mode (controlled by HWR/BYTE pin). When set to 16-bit bus interface mode, all functions of this register become invalid. Further, the writing into this register at 16-bit bus interface mode becomes invalid while the reading becomes H'0000.

### (1) PIEN (Port Input Enable) Bits (b14~b8)

These bits set the enable/disable of port input.

When "0" is written to this bit, the related port pin does not work as the input pin even if the PDIR bit of this register is set to "0". In this case the related port pin is in the high-impedance state. In this state, the port data is read out as "0".

When the PDIR bit of this register is set to "0", the related port pin works as the input pin by writing "1" to this bit.

When the PDIR bit of this register is set to "1", these bits become invalid (and works as an output port).

### (2) PDIR (Port Input/Output Select) Bits (b6~b0)

These bits select input/output direction of the port pin.

### 2.37 Port Data Register

Port	Data Re	egister	(PORT_	_DATA)									<a></a>	ddress	: <b>H</b> '5C>
b15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	b0
												PDAT			
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
-	-	-	-	-	-	-	-	-		-	-	-	-	-	-

<H/W reset : H'0000>

<S/W reset : -> <USB bus reset : ->

b	Bit name	Function	R	W
15~7	Reserved. Set it to "0".		0	0
6~0	PDAT	0: "L" level	0	0
	Port Data	1: "H" level		
		The port number corresponds to the bit number.		
		b0 : P0 pin		
		b1 : P1 pin		
		b2 : P2 pin		
		b3 : P3 pin		
		b4 : P4 pin		
		b5 : P5 pin		
		b6 : P6 pin		

The port pins,  $P0 \sim P6$ , automatically turn to input/output ports by setting to 8-bit bus interface mode (controlled by HWR/BYTE pin). When set to 16-bit bus interface mode, all functions of this register become invalid. Further, the writing into this register at 16-bit bus interface mode becomes invalid while the reading becomes H'0000.

### (1) PDAT (Port Data) Bits (b6~b0)

These bits indicate the port pin state. When the PIEN bit of the Port Control Register is set to "0", this bit reads out "0".

### 2.38 Drive Current Adjust Register


Drive	Currer	nt Adjus	t Regis	ter (I_A	DJ)								<a< th=""><th>ddress</th><th>: <b>H</b>'5E&gt;</th><th>•</th></a<>	ddress	: <b>H</b> '5E>	•
b15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	b0	-
															LDRV	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
-	-	-	-	-	-	-		-	-	-	-	-	-	1	-	
-	-	-		-	-	-		-	-	-		-	<h.< td=""><td>/W reset <s td="" v<=""><td>: H'0000 / reset : s reset :</td><td>-&gt;</td></s></td></h.<>	/W reset <s td="" v<=""><td>: H'0000 / reset : s reset :</td><td>-&gt;</td></s>	: H'0000 / reset : s reset :	->
b			Bit r	name						Functi	on			F	R W	]
15~1	Rese	erved. Se	et it to "O											(	) ()	
0	LDR	V					0: W	hen IOV	cc=2.7~3	3.6V				(	0	
	Drive	e Curren	t Adjust				1: W	hen IOV	cc=4.5~5	5.5V						

### (1) LDRV (Drive Current Adjust) Bit (b0)

This bit is used to adjust the drive current of the output pins. The output pins here refer to D15/A0, D14/P6~D8/P0, D7~D0, \*INT0, \*INT1/\*SOF, \*Dreq0, and \*Dreq1 pins.

# 2.39 EPi Configuration Registers 0 (i=1~6)

- EP1 Configuration Register 0 (EP1\_0CONFIG)
- EP2 Configuration Register 0 (EP2\_0CONFIG)
- EP3 Configuration Register 0 (EP3\_0CONFIG)
- EP4 Configuration Register 0 (EP4\_0CONFIG)
- EP5 Configuration Register 0 (EP5\_0CONFIG)
- EP6 Configuration Register 0 (EP6\_0CONFIG)





<S/W reset : -> <- : USB bus reset ->

<Address : H'60>

<Address : H'64>

<Address : H'68>

<Address : H'6C>

<Address : H'70>

<Address : H'74>

b	Bit name	Function	R	W
15~14	EPi TYP	00 : Invalid	0	0
	Transfer Type	01 : Bulk transfer		
		10 : Interrupt transfer		
		11 : Isochronous transfer		
13	EPi_DIR	0: OUT buffer (Receives data from the host)	0	0
	Transfer Direction	1: IN buffer (Transmits data to the host)		
12	EPi_ITMD	0: Enable data resend function (normal toggle mode)	0	0
	Interrupt Toggle Mode	1: Disable data resend function (forced toggle mode)		
11~8	EPi_Buf_siz	Endpoint buffer size	0	0
	Buffer Size			
7	EPi_DBLB	0: Single buffer mode	0	0
	Double Buffer Mode	1 : Double buffer mode		
6	EPi_RWMD	0: Single transmit /receive mode	0	0
	Continuous Transmit/Receive Mode	1 : Continuous transmit/receive mode		
5~0	EPi_Buf_Nmb	The top block number of buffer	0	0
	Buffer Start Number			

### (1) EPi\_TYP (Transfer Type) Bits (b15~b14)

These bits are used to set the transfer type of the endpoint.

### (2) EPi\_DIR (Transfer Direction) Bit (b13)

This bit is used to set the transfer direction of the endpoint. After switching the transfer direction, clear the buffer by the BCLR bit.

### (3) EPi\_ITMD (Interrupt Toggle Mode) Bit (b12)

This bit sets the enable/disable of data resend function at interrupt transfer. This bit can be set to "1" only when the transfer type is set to interrupt transfer (EPi\_TYP bits = "10"). Set this bit to "0" for other transfer modes.

When the data resend function is set to disable, the new data is transmitted at the next transmission by toggling the DATA PID and the buffer, even if the ACK is not received after transmitting the data at interrupt transfer. Here, the IVAL bit is cleared to "0" and the EPB\_RDY bit is set to "1" (buffer ready interrupt has occurred).

When the data resend function is set to enable, the normal toggle sequence is executed. When the transmission completes normally, the DATA PID and the buffer got toggled to transmit the next data. In case ACK cannot be received after the data is transmitted, the DATA PID and the buffer do not get toggle, and the same data in the buffer is resent.

### (4) EPi\_Buf\_siz (Buffer Size) Bits (b11~b8)

These bits set the buffer size in 64-byte unit (Note). When set to double buffer mode (EPi\_DBLB bit = "1"), the buffer double in size set by these bits is used.

### Set the values to these bits as follows:

- Continuous transmit/receive mode : Value set by this register > Value set by the EPi\_MXPS bits
- Single transmit/receive mode  $\therefore$  Value set by this register  $\ge$  Value set by the EPi\_MXPS bits

Set in the manner as follows (single transmit/receive mode only) to write "1" to the IDLY bit at isochronous transfer mode (set by EPi\_TYP bits):

• Single transmit/receive mode : Value set by this register > Value set by the EPi\_MXPS bits

When set to IN buffer (EPi\_DIR bit = "1"), if the integral multiples of the value set by the EPi\_MXPS bits is set to these bits, the zero-length packet can be added after all data are transmitted. For details, refer to the setting of "1" to the EPi\_NULMD bit.

# Note: The M66291 is equipped with 3 Kbytes FIFO buffer. The Maximum buffer size is 1024Bytes for an endpoint, and the minimum one is 64Bytes.

#### (5) EPi\_DBLB (Double Buffer Mode) Bit (b7)

This bit sets the single buffer mode/double buffer mode.

This bit is applicable to bulk/isochronous/interrupt transfers (set by the EPi\_TYP bits). When set to double buffer mode, 2 buffers of size set by the EPi\_Buf\_siz bits are secured and are allocated to SIE side buffer and CPU side buffer.

•Double buffer mode when set to OUT buffer (EPi\_DIR bit = "0")

- OSIE side buffer:
  - The data received by SIE can be written.
  - Can not be accessed by CPU/DMA.
  - OCPU side buffer:
    - Can not be accessed by SIE.
    - The received data can be read by CPU/DMA.
  - OBuffer toggle condition (switching of SIE side buffer and CPU side buffer)
    - SIE side buffer receive completion and CPU side buffer read completion (empty) The receive completion changes according to the single/continuous transmit/receive mode. For details, refer to the "EPi\_RWMD bit" and the "TGL bit".
- •Double buffer mode when set to IN buffer (EPi\_DIR bit = "1")
  - OSIE side buffer:
    - SIE can transmit the written data.
    - Can not be accessed by CPU/DMA.
    - OCPU side buffer:
      - Can not be accessed by SIE.
      - CPU/DMA can write the data for transmission.
    - OBuffer toggle condition (switching of SIE side buffer and CPU side buffer)
      - CPU side buffer write completion and SIE side buffer transmit completion (empty) The write and transmit completion changes according to the single/continuous transmit/receive mode. For details, refer to the "EPi\_RWMD bit".

Note: Refer to "3.2 FIFO Buffer" for CPU/SIE side.

### (6) EPi\_RWMD (Continuous Transmit/Receive Mode) Bit (b6)

This bit sets the transmit/receive mode at bulk transfer. This bit can be set to "1" only when the transfer type is set to bulk transfer (EPi\_TYP bits = "01"). Set to "0" for other transfer modes.

### •When set to OUT buffer (EPi\_DIR bit = "0")

In case of single transmit/receive mode, the receive completes after receiving one packet under the conditions as follows:

- Receives the data equivalent to the size set by the EPi\_MXPS bits.
- Receives the short packet (including the zero-length packet).

In case of continuous transmit/receive mode, the receive completes after receiving several packets under the conditions as follows:

- Receives automatically the data equivalent to the size set by the EPi\_MXPS bits several times and receives the data equivalent to the byte set by the EPi\_Buf\_siz bit.
- Receives the short packet (including the zero-length packet).
- When the value set by the DMAn\_Transaction Count Register conforms to the packet receiving count.
- •When set to IN buffer (EPi\_DIR bit = "1")

In case of single transmit/receive mode, the transmit completes after transmitting one packet under the conditions as follows:

• Transmits the data equivalent to the size set by the EPi\_MXPS bits or the zero-length packet.

In case of continuous transmit/receive mode, the transmit completes after transmitting several packets under the conditions as follows:

• Transmits automatically the data equivalent to the size set by the EPi\_MXPS bits several times and transmits the data equivalent to the byte set by the EPi\_Buf\_siz bit.

In case of single transmit/receive mode, the write completes under the conditions as follows:

- Writes the data equivalent to the size set by the EPi\_MXPS bits to the buffer (IVAL bit changed to "1").
- Writes "1" to the IVAL bit of the CPU\_FIFO Control/Dn\_FIFO Control Register.

In case of continuous transmit/receive mode, the write completes under the conditions as follows:

- Writes the data equivalent to the size set by the EPi\_Buf\_siz bit to the buffer (IVAL bit changed to "1").
- Writes "1" to the IVAL bit.

The set/clear conditions of the IVAL bit change according to this bit.

### (7) EPi\_Buf\_Nmb (Buffer Start Number) Bits (b5~b0)

These bits set the beginning block number of the buffer. The block number is a number by dividing the FIFO buffer into 64 byte sections (Note 1). The domain set by the EPi\_Buf\_siz bit from the block set by these bits is secured as the buffer (Note 2).

Note 1: The M66291 is equipped with 3 Kbytes FIFO buffer and has the blocks from H'0 to H'2F. Note 2: Make sure that several endpoints may not get overlapped in the same buffer area.

### 2.40 Epi Configuration Registers 1 (i=1~6)

- EP1 Configuration Register 1 (EP1\_1CONFIG)
- EP2 Configuration Register 1 (EP2\_1CONFIG)
- EP3 Configuration Register 1 (EP3\_1CONFIG)
- EP4 Configuration Register 1 (EP4\_1CONFIG)
- EP5 Configuration Register 1 (EP5\_1CONFIG)
- EP6 Configuration Register 1 (EP6\_1CONFIG)
- b15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 b0 FP EPi EPi\_ EPi\_PID EPi\_MXPS NULMD ACLR Octl 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 <H

/W	reset : H'0040>	>
	<s -="" :="" reset="" w=""></s>	>

<USB bus reset : ->

b	Bit name	Function	R	W
15~14	EPi_PID	00: NAK	0	0
	Response PID	01: BUF		
		(Transmits response PID/data according to the state of		
		buffer etc,)		
		1x: STALL		
13	Reserved. Set it to "0".		0	0
12	EPi_NULMD	0: Disable to transmit zero-length packet automatically	0	0
	Zero-Length Packet Addtion Transmit Mode	1: Enable to transmit zero-length packet automatically		
11	EPi_ACLR	0 : Exit buffer clear mode	0	0
	OUT Buffer Automatic Clear Mode	1 : Buffer clear mode		
		Make sure to set "0" after setting "1".		
10	EPi_Octl	0: CPU/Dn_FIFO Data Register is 16-bit mode	0	0
	Register 8-Bit Mode	1: CPU/Dn_FIFO Data Register is 8-bit mode		
9~0	EPi_MXPS	Upper size limit of the data transmitted/received in one packet	0	0
	Maximum Packet Size	Interrupt transfer :0~64		
		Bulk transfer :only 8,16,32 and 64		
		Isochronous transfer :0~1023		

### (1) EPi\_PID (Response PID) Bits (b15~b14)

These bits set the PID to be responded to the host.

These bits are valid only when the transfer type is set to bulk transfer mode or interrupt transfer mode (EPi\_TYP bits = "01" or "10"). Set these bits to "01" at isochronous transfer mode (EPi\_TYP bits = "11"). When these bits are set to "00", the NAK response is executed, regardless of the buffer state.

When these bits are set to "01";

<When set to OUT buffer (EPi\_DIR bit = "0")>

- ACK response after receiving the data with the SIE side buffer in the receive ready state.
- NAK response with the SIE side buffer in the receive not ready state.
  - When the SIE side buffer is not in receive ready state, if the OUT token is received, the EPB\_NRD bit is set to "1".

<When set to IN buffer (EPi\_DIR bit = "1")>

- Transmits the data with the SIE side buffer in transmit ready state.
- NAK response with the SIE side buffer not in the transmit ready state.
  - When the SIE side buffer is in the transmit not ready state, if the IN token is received, the EPB\_NRD bit is set to "1".

When these bits are set to "1x", the STALL response is executed, regardless of the buffer state. When set to OUT buffer, if a data exceeding the maximum packet size is received, regardless of these bit values, these bits are set automatically to "1x" (STALL).

### (2) EPi\_NULMD (Zero-Length Packet Addtion Transmit Mode) Bit (b12)

Rev1.01 2004.11.01 page 79 of 122

RENESAS

<Address : H'62> <Address : H'66> <Address : H'6A> <Address : H'6E> <Address : H'72> <Address : H'76> This bit is valid at continuous transmit/receive mode (EPi\_RWMD bit = "1") when set to IN buffer (EPi\_DIR bit = "1"). Set to "0" for the other modes.

In case of the completion of SIE side buffer transmit, if the IVAL bit is set to "0", the zero-length packet automatically transmitted in the last under the condition as follows:

• When the buffer size set by the EPi\_Buf\_siz bit is the integral multiple of the size set by the EPi\_MXPS bits.

In case of the continuous transmit/receive mode, the data equivalent to the size set by the EPi\_MXPS bits is automatically transmitted several times before transmitting the data equivalent to the size set by the EPi\_Buf\_siz bit.

### (3) EPi\_ACLR (OUT Buffer Auto-Clear Mode) Bit (b11)

When set to OUT buffer (EPi\_DIR bit = "0"), all buffers both of CPU and SIE sides are cleared by setting "1" to this bit.

This bit does not get automatically cleared to "0" even after the buffers are cleared.

When this bit is set to "1", if BUF is set to the EPi\_PID bits, the NAK response is not executed against the received OUT token. Instead, the ACK response is sent to the host after receiving the data. The received data is not written to the buffer. Further, with the EPi\_PID bits set to NAK/STALL, the NAK/STALL response is executed.

When set to IN buffer (EPi\_DIR bit = "1"), only the SIE side buffer and the buffer with the writing completed (the buffer when IVAL bit = "1") are cleared by setting "1" to this bit.

When this bit is set to "1", if BUF is set to the EPi\_PID bits, the NAK response is given against the received IN token. Further, with the EPi\_PID bits set to NAK/STALL, the NAK/STALL response is executed.

# Note: When set to IN buffer, make sure to set the response PID to NAK (EPi\_PID bits = "00") before setting this bit to "1".

#### (5) EPi\_Octl (Register 8-Bit Mode) Bit (b10)

This bit has the same function as the Octl bit of the CPU\_FIFO Select Register or the Octl bit of the Dn\_FIFO Select Register. Please refer to the items of these registers.

### (6) EPi\_MXPS (Maximum Packet Size) Bits (b9~b0)

These bits set the upper limit (byte count) of the data transmitted and received in one packet transfer. Set the wMaxPacketSize value transmitted to the host.

In case of transmitting, the data equivalent to the size set by these bits is read out from the buffer for transmit. If the buffer does not have the data equivalent to the set by these bits, the data is transmitted as the short packet.

In case of receiving, the received data equivalent to the size set by these bits is written to the buffer. In case the received data exceeds the size set by these bits, the following bit is set to "1":

- The EPB\_EMP\_OVR bit
  - (buffer empty/size-over error interrupt occurs when the EPB\_EMPE bit is set to "1").

Note: Set this bit after setting the response PID to NAK (EPi\_PID bits = "00").

# **3**M66291 OPERATIONS

### 3.1 Interrupt Function

There are 8 factors of interrupts in the M66291.

For details, refer to the "Interrupt Status Registers 0 to 3".

The enable/disable of interrupt can be set by the Interrupt Enable Registers 0 to 3.

Each bit of the Interrupt Status Register is set to "1" according to the factor even if the Interrupt Enable Registers 0 to 3 are set to interrupt inhibit mode.

The list of interrupts in M66291 is given in Table 3.1 and the diagrams related to the interrupt in Figure 3.1.

Status Bit	Interrupt Factor	Related Item
(Interrupt Name)		
VBUS	Change of Vbus input level	Confirmation of Vbus pin input state by the
(Vbus Interrupt)	(change of "L"->"H", "H"->"L")	Vbus bit of the Interrupt Status Register 0
RESM	Change of USB bus state in suspend state	Confirmation of current device state by the
(Resume Interrupt)	("J"->"K" or "SE0")	DVSQ bits of the Interrupt Status Register 0
SOFR	Receive of SOF packet	—
(SOF Detect Interrupt)		
DVST	Detection of USB bus reset	Confirmation of current device state by the
(Device State Transition	Detection of suspend state	DVSQ bits of the Interrupt Status Register 0
Interrupt)	<ul> <li>Execution of "SET_ADDRESS"</li> </ul>	
	<ul> <li>Execution of "SET_CONFIGURATION"</li> </ul>	
CTRT	<ul> <li>Transition of control write transfer status stage</li> </ul>	Confirmation of current control transfer stage
(Control Transfer Stage	<ul> <li>Transition of control read transfer status stage</li> </ul>	state by the CTSQ bits of the Interrupt Status
Transition Interrupt)	<ul> <li>Completion of control transfer</li> </ul>	Register 0
	<ul> <li>Occurrence of control transfer sequence error</li> </ul>	
	<ul> <li>Completion of setup stage</li> </ul>	
BEMP	<ul> <li>Transmit of all the data stored in the buffers at each</li> </ul>	Confirmation of endpoint number occurred the
(Buffer Empty / Size Over	endpoint	interrupt by the EPB_EMP_OVR bits of the
Interrupt)	Receive of packet exceeding the maximum packet size	Interrupt Status Register 3
	during receiving data packet	
INTN	When NAK response is automatically executed because	Confirmation of endpoint number occurred
(Buffer Not Ready Interrupt)	of the buffer not ready state in the IN/OUT token of each	the interrupt by the EPB_NRDY bits of the
	endpoint	Interrupt Status Register 2.
INTR	When each endpoint is buffer ready state	Confirmation of endpoint number of the
(Buffer Ready Interrupt)	(read /write enable state)	occurred interrupt by the EPB_RDY bits of
		the Interrupt Status Register 1.

Table 3.1 List of Interrupts

RENESAS




Figure 3.1 Interrupt Related Diagram

### 3.2 FIFO Buffer

The M66291 has 6 endpoints available for bulk/interrupt/isochronous transfers in addition to endpoint 0 for control transfer.

The M66291 is equipped with a total of 3 Kbytes FIFO that can be used as the buffer of the endpoint and can be assigned arbitrary byte count in 64-byte unit against each endpoint.

### 3.2.1 FIFO Buffer Configuration

The endpoint buffer can be set for double buffer configuration and continuous transmit/receive mode. Each buffer configuration is set by the registers as follows:

Endpoint 0:

- Control Transfer Control Register
- EP0 Packet Size Register
- EP0\_FIFO Continuous Transmit Data Length Register

Endpoint 1~6:

- EPi Configuration Register 0
- EPi Configuration Register 1

### 3.2.2 Buffer Access

The buffers of endpoints 0 to 6 can be accessed by the four data registers as follows: <EP0\_FIFO Data Register>

- Quantity : 1 piece
  - Exclusively used for endpoint 0
- <CPU\_FIFO Data Register >
  - Quantity : 1 piece
  - Shared with endpoints 1 to 6 (specified by the CPU\_EP bits)
- <Dn\_FIFO Data Register >
  - Quantity : 2 pieces
  - · Shared with endpoints 1 to 6 (specified by the DMA\_EP bits)
  - Can be accessed by DMAC

These four data registers can be set independently to 8-bit/16-bit mode by the Octl bit.

### 3.2.3 Buffer State and IVAL Bit

### (1) Buffer state and IVAL bit of the OUT buffer

The relation between buffer state and IVAL bit is shown in Figure 3.2 when the buffer is set to OUT (set by the EPi\_DIR bit/ISEL bit).

The single/double buffer mode is set by the EPi\_DBLB bit. The double buffer mode cannot be set at endpoint 0.




Figure 3.2 Relation between Buffer State and IVAL Bit (when set to OUT buffer)

Rev1.01 2004.11.01 page 84 of 122

RENESAS

#### (2) Buffer state and IVAL bit of the IN buffer

The relation between buffer state and IVAL bit is shown in Figure 3.3 when the buffer is set to IN (set by the EPi\_DIR bit/ISEL bit).

The single/double buffer mode is set by the  $EPi_DBLB$  bit. The double buffer mode cannot be set at endpoint 0.




Figure 3.3 Relation between Buffer State and IVAL Bit (when set to IN buffer)

### 3.2.4 IVAL Bit and EPB\_RDY Bit

The IVAL bit is available per endpoint.

These IVAL bits can be specified by the CPU\_EP bits and the DMA\_EP bits, and the read/write is possible by the IVAL bit of the CPU\_FIFO Control Register and the IVAL bit of the Dn\_FIFO Control Register. The EPB\_RDY bit can be set/cleared by the IVAL bit at each endpoint, irrespective of the aforesaid setting. Similarly, the EPB\_NRDY bit and EPB\_EMP\_OVR bit can be set/cleared regardless of the CPU\_EP bit/DMA\_EP bit.

Make sure that the "1" setting to the EPB\_RDY bit of the endpoint specified by the DMA\_EP bit changes according to the setting of the INTM bit.




Figure 3.4 IVAL Bit and EPB\_RDY Bit

RENESAS

### 3.3 USB Data Transfer Function Overview

The M66291 is capable of executing the USB transfer by processing the operations as follows:

- (1) Response against the control transfer request
- (2) Enable of transmitting after storing the transmit data to the buffer
- Enable of receiving and reading the receive data from the buffer
- (3) Stall processing
- (4) Suspend/resume processing

### 3.3.1 Data Receive Function

The data receiving operation of the setup transaction and the OUT transaction differs as follows.

•Setup transaction (control transfer setup stage)

The device request data received from the host (8 bytes) are stored to 4 different registers. Here, ACK response is executed to the host and the control transfer stage transition interrupt has occurred.

 $\bullet$ OUT transaction

In the data packet after receiving OUT token from the host, when the buffer receives the packet of maximum size or the short packet, the ACK response is executed to the host and the buffer ready interrupt has occurred (ready for reading the receive data).

When the buffer is not in the receive ready state, the buffer not ready interrupt has occurred.

### 3.3.2 Data Transmit Function

The data transmit is executed on receiving the request for data transmit by the IN token packet.

IN transaction

After the IN token is received from the host, the buffer data is transmitted. On completion of the buffer data transmit, the buffer ready interrupt has occurred (ready for writing the transmit data). When the buffer is not in transmit ready state, the buffer not ready interrupt has occurred.

### 3.3.3 Data Transfer Sequence

The data written to the FIFO Data Register are transmitted to the USB bus in the order of LSB first. The same is true when the data received from the USB bus is stored to the FIFO Data Register.

1														─->	16
b0	b1	b2	b3	b4	b5	b6	b7	b8	b9	b10	b11	b12	b13	b14	b15

### 3.3.4 DMA Transfer Overview

The M66291 is capable of DMA transfer in 16-bit/8-bit width (specified by the Octl bit) against the endpoint 1 to 6.

The DREQ pin is asserted when the endpoint buffer set to the Dn\_FIFO Select Register is in read/write ready state. The output of DREQ pin is enabled by the DMAEN bit.

In order to write the data to transmit the short packet by the DMA\_FIFO, assert the TC pin or set the IVAL bit to "1" after writing last data.

Further, when read by using DMA, the timing of the buffer ready interrupt occurrence can be changed by the INTM bit.

### 3.3.5 DMA Transfer Method

The DMA transfer method is set by the DFORM bit of the Dn\_FIFO Control Register.

### (1) Cycle Steal Mode (BUST bit = "0")

At cycle steal mode, the DREQ pin is asserted at every transfer (8-bit/16-bit).


- (A-1) DMA transfer control by the DACK pin and read/write pins (DFORM bits = "00"): At this mode, the DACK pin and read/write pins are used to access to the Dn\_FIFO Data Register of the M66291.
- (A-2) DMA transfer control solely by the DACK pin (DFORM bits = "01"): At this mode, only the DACK pin is used to access to the Dn\_FIFO Data Register of the M66291. The read/write pins are not used in this mode (are ignored).
- (A-3) DMA transfer control by the chip select pin and the address pins (DFORM bits = "10"): In this mode, the address pins and read/write pins are used to access the Dn\_FIFO Data Register of the M66291. The DACK pin is not used in this mode (is ignored).

### (2) Burst Mode (BUST bit = "1")

At burst mode, the DREQ pin is asserted until all data in the buffer has been transferred , and is negated when the transfer completes.

- (B-1) DMA transfer control by the DACK pin and read/write pins (DEFORM bits = "00"): This mode operates with the same timing as (A-1).
- (B-2) DMA transfer control by the chip select pin and address pins (DEFORM bits = "10"): This mode operates with the same timing as (A-3).

(A-1) DFORM=00 Write	(A-1) DFORM=00 Read
DMA_REQ	DMA_REQ
	DMA_ACK
W rite	Read
Data	Data () Output
The read pin is ignored.	The write pin is ignored.
(A-2) DFORM=01 Write	(A-2) DFORM=01 Read
DMA_REQ	
	DMA_ACK
Data ()	Data ()
Input • The read/write pin is ignored.	Output <ul> <li>The read/write pin is ignored.</li> </ul>
(A-3) DFORM=10 Write	(A-3) DFORM=10 Read
Address Valid address	Address Valid address V
W rite	Read
Data () Input	Data Coutput
The DMA_ACKn/read pin is ignored.	The DMA_ACKn/write pin is ignored.
Note: This figure indicates the DMA_REQ and DMA_ACK pins at	"L" active.






Figure 3.6 Access Timing at Burst Transfer

RENESAS

### 3.4 Control Transfer Overview

The control transfer is composed of three stages as follows:

- (1) Setup stage
- (2) Data stage (some control transfers don't include)
- (3) Status stage

The M66291 automatically controls the stages of the control transfers by the hardware and is capable of generating interrupt against the aforesaid stage transition.

The control transfers are executed by the endpoint 0.

The examples of control write transfer, control read transfer, control write no data transfer, control transfer error and continuous setup operations are shown in Figure 3.7 to Figure 3.12.

#### (1) Setup stage

The transition to the setup stage occurs when the setup token is received.

The request data received at the setup stage (8 bytes) is automatically stored to four registers (Request, Value, Index and Length) before the ACK response is executed.

For SET\_ADDRESS request and SET\_CONFIGURATION request, the M66291 can respond automatically to the host. As for the other requests, execute data analysis (decoding) and processing by the software after the setup stage complete interrupt has occurred.

When the setup token is received, the VALID bit is set to "1", the EP0\_PID and CCPL bits are changed as shown below, then these bits are protected until the VALID bit is cleared:

• EP0_PID bits	"00"	NAK response	(response at data stage)	

• CCPL bit "0" : NAK response (response at status stage)

#### (2) Data stage

The transition to the data stage occurs when the IN token/OUT token is received after the setup stage. In case of the request with no data stage, the transition to the status stage executes by receiving the OUT token after the setup stage.

Control write transfer (OUT transaction)

With the buffer set to receive ready state (buffer empty), the EP0\_PID bits are set to "01" to make ACK response to the host after receiving the data.

When the buffer is ready for data reading, the buffer ready interrupt occurs to enable reading of the receive data by the EP0\_FIFO Data Register.

Control read transfer (IN transaction)
 With the buffer set to transmit ready state (buffer contains transmit data), the data is transmitted to the host by setting the EP0\_PID bits to "01".
 When the buffer is ready to accept new transmit data, the buffer ready interrupt occurs.

### (3) Status stage

The transition to the status stage occurs when IN token and OUT token are received after the data stage, causing the control write/read transfer status transition interrupt to occur. In this case, setting the EP0\_PID bits to "01" and the CCPL bit to "1" enables to notify the normal completion to the host.

In the case of the request with no data stage, this interrupt works as the setup stage complete interrupt.

USB bus	H/W state S/W procedure
SETUP ADDR EP CRC5	
DATA0 8 bytes data (CW) CRC16	VALID='1' EP0_PID="00"
ACK	CCPL='0'
	CTRT='1' CTSQ ='011" CTRT interrupt confirm
OUT ADDR EP CRC5	CTRT interrupt clear VALID clear
DATA1 MAX packet size data CRC16	CTRT='0' Request data analysis VALID='0'
NAK	VALID='1'
OUT ADDR EP CRC5	VALID confirm
DATA1 MAX packet size data CRC16	Execute the following Abandon request data
NAK	processing on the basis of the analysis result request data analysis result. Set the EP0 response PID to interrupt
OUT ADDR EP CRC5	EP0_PID = "01" BUF ("01").
DATA1 MAX packet size data CRC16	
Аск	
OUT ADDR EP CRC5	
ACK	INTR='1'
IN ADDR EP CRC5	EPB_RDY[0]=1 EPB_RDY[0]=10 Read receive data from EP0_FIFO
NAK	CTRT='1' Interrupt CTSQ ="100" CTRT interrupt confirm
IN ADDR EP CRC5	CTRT='0'
NAK	· · · · · · · · · · · · · · · · · · ·
IN ADDR EP CRC5	Transmit problem no-problem confirm
NAK	No-problem
IN ADDR EP CRC5	CCPL = '1' Set the CCPL Set EPO response PID to STALL ("1x")
DATA1 CRC16 (0 byte length data)	
ACK	
SETUP : SETUP PID         DATA0 : DATA0 PID           OUT : OUT PID         DATA1 : DATA1 PID           IN : IN PID         CR : Control read transfer           ADDR : USB address (H'00-H'7F)         CW : Control write transfer           EP : Endpoint (H'0-H'3)         ND : Control no data trans           CRC5 : 5 bits CRC         CRC16 : 16 bits CRC	
Set the continuous transmit mode.	

Figure 3.7 Examples of Control Write Transition Operations

		<u> </u>	B bus		H/W state	S/W proce	edure
SETUP	ADDR	EP (	CRC5		<b>_</b>		
DATA0	8 bytes d	lata (CF	२)	CRC16	VALID='1' EP0_PID="00" CCPL='0'		
					In	terrupt	
					CTRT='1'		
IN	ADDR	EP (	CRC5		CTSQ ="001"	CTRT interrupt confirm CTRT interrupt clear VALID clear Request data analysis	
					CTRT='0' VALID='0'		
						VALID confirm	ID='1'
IN	ADDR	EP (	CRC5			VALID='0'	
						Execute the following processing on the basis of the	Abandon request data
					4	request data analysis result.	analysis result W ait for the next CTRT
					Write data to EP0_FIFO	EP0 FIFO 2. Set the EP0 response PID	interrupt
IN	ADDR	EP (	CRC5		(IVAL='1') EP0_PID = "01"	to BUF ("01")	
	]						
ACK	]						
IN	ADDR	EP (	CRC5				
	1						
ACK						1	
АСК					CTRT='1'		
ACK OUT	ADDR	EP (	CRC5		CTRT='1' CTSQ ="010"	CTRT interrupt confirm	
OUT		EP (	CRC5	(0 byte length data)	CTRT='1'	CTRT interrupt confirm	
	ADDR CRC16	EP (	CRC5	(0 byte length data)	CTRT='1' CTSQ ="010"	CTRT interrupt confirm	
OUT		EP	CRC5	(0 byte length data)	CTRT='1' CTSQ ="010"	CTRT interrupt confirm CTRT interrupt clear	problem
OUT DATA1	CRC16			(0 byte length data)	CTRT='1' CTSQ ="010"	CTRT interrupt confirm CTRT interrupt clear	problem
OUT			CRC5	(0 byte length data)	CTRT='1' CTSQ ="010"	CTRT interrupt confirm CTRT interrupt clear	problem
OUT DATA1	CRC16			(0 byte length data) (0 byte length data)	CTRT='1' CTSQ ="010"	CTRT interrupt confirm CTRT interrupt clear Transmit no-problem confirm	Set EP0 response
OUT DATA1	CRC16 ADDR				CTRT='1' CTSQ ="010" CTRT='0'	CTRT interrupt confirm CTRT interrupt clear Transmit no-problem confirm No-problem Set the CCPL	
OUT DATA1	CRC16 ADDR				CTRT='1' CTSQ ="010' CTRT='0' CTRT='1'	CTRT interrupt confirm CTRT interrupt clear Transmit no-problem confirm No-problem	Set EP0 response
OUT DATA1	CRC16 ADDR				CTRT='1' CTSQ ="010" CTRT='0'	CTRT interrupt confirm CTRT interrupt clear Transmit no-problem confirm No-problem Set the CCPL	Set EP0 response
OUT DATA1	CRC16 ADDR				CTRT='1' CTSQ ="010' CTRT='0' CTRT='1'	CTRT interrupt confirm CTRT interrupt clear Transmit no-problem confirm No-problem Set the CCPL	Set EP0 response
OUT DATA1	CRC16 ADDR				CTRT='1' CTSQ ="010" CTRT='0' CTRT='1' CTRT='1' CTSQ ="000"	CTRT interrupt confirm CTRT interrupt clear Transmit no-problem confirm No-problem Set the CCPL	Set EP0 response
OUT DATA1 OUT DATA1 DATA1	CRC16 ADDR CRC16		CRC5	(0 byte length data)	CTRT='1' CTSQ ="010" CTRT='0' CTRT='1' CTRT='1' CTRT='0' CTRT='0' CTRT='0' CTRT='0'	CTRT interrupt confirm CTRT interrupt clear Transmit no-problem confirm No-problem Set the CCPL	Set EP0 response
OUT DATA1 OUT DATA1 DATA1 DATA1	CRC16 ADDR CRC16 T PID T PID PID	EP	CRC5	(0 byte length data) (0 byte length data) R : Control read transfer W : Control write transfer D : Control no data transf	CTRT='1' CTSQ ="010" CTRT='0' CTRT='1' CTRT='1' CTRT='1' CTRT='1' CTRT='0' CTRT='0' CTRT='0' CTRT='0'	CTRT interrupt confirm CTRT interrupt clear Transmit no-problem confirm No-problem Set the CCPL terrupt CTRT interrupt confirm CTRT interrupt clear	Set EP0 response
OUT DATA1 OUT DATA1 DATA1 DATA1 DATA1 SETUP : SET OUT : OUT IN : IN F ADDR : USE EP : End	CRC16 ADDR CRC16 CRC16 T PID PID B address (H 9point (H'0~1	EP (	CRC5 CRC5 CCC5 CC CC CC CC CC CC CC CC CC CC CC	(0 byte length data) R : Control read transfer W : Control write transfer D : Control write transfer RC16 : 16 bits CRC CK : ACK PID	CTRT='1' CTSQ ="010" CTRT='0' CTRT='1' CTRT='1' CTRT='1' CTRT='1' CTRT='0' CTRT='0' CTRT='0' CTRT='0'	CTRT interrupt confirm CTRT interrupt clear Transmit no-problem confirm No-problem Set the CCPL	Set EP0 response
OUT DATA1 OUT DATA1 DATA1 DATA1 SETUP : SET OUT : OUT IN : IN F ADDR : USE	CRC16 ADDR CRC16 CRC16 B address (I dpoint (H'0-I its CRC TA0 PID	EP (	CRC5	(0 byte length data) R : Control read transfer W : Control write transfer D : Control no data transf RC16 : 16 bits CRC	CTRT='1' CTSQ ="010" CTRT='0' CTRT='1' CTRT='1' CTRT='1' CTRT='1' CTRT='0' CTRT='0' CTRT='0' CTRT='0'	CTRT interrupt confirm CTRT interrupt clear Transmit no-problem confirm No-problem Set the CCPL	Set EP0 response

Figure 3.8 Examples of Control Read Transition Operations




Figure 3.9 Examples of No Data Control Transition Operations

USB bus	H/W state	S/W procedure
SETUP ADDR EP CRC5		
DATA0 8 bytes data (CR) CRC16	VALID='1' EP0_PID="00" CCPL='0'	
<b>***</b>	Inte	rrupt
IN ADDR EP CRC5	CTRT='1' CTSQ ="001" CTRT='0' VALID='0'	CTRT interrupt confirm CTRT interrupt clear VALID clear Request data analysis
IN ADDR EP CRC5		VALID='1' VALID='0' Execute the following processing on the basis of the Abandon request data analysis result
OUT ADDR EP CRC5 DATA1 CRC16 (0 byte length data)	Write data to EP0_FIFO (IVAL='1') EP0_PID = "01"	request data analysis result. 1. Set the transmit data to the EPO FIFO 2. Set the EPO response PID to BUF ("01")
	Inte CTRT='1' CTSQ ="110" EP0_PID="10"	CTRT interrupt confirm CTRT interrupt clear
SETUP ADDR EP CRC5	CTRT='0'	
DATA0 8 bytes data(CR) CRC16	VALID='1' EP0_PID="00" CCPL='0'	
IN ADDR EP CRC5	CTRT='1' CTSQ ="001"	CTRT interrupt confirm CTRT interrupt clear VALID clear
		Request data analysis
SETUP : SETUP PID       CR       : Control read transfer         OUT       : OUT PID       CW       : Control write transfer         IN       : IN PID       ND       : Control no data transfer         ADDR       : USBaddress (H'00-H'7F)       CRC16       : 16 bits CRC         EP       : Endpoint (H'0-H'3)       ACK       : ACK PID         CRC5       : 5 bits CRC       NAK       : NAK PID         DATA0       : DATA0 PID       STALL       : STALL PID         DATA1       : DATA1 PID       : DATA1 PID       : STALL		o device from host o host from device

Figure 3.10 Examples of Control Transfer Error Operations




Figure 3.11 Examples of Setup Continuous Operations (1)




Figure 3.12 Examples of Setup Continuous Operations (2)

RENESAS

### 3.5 Enumeration

Figure 3.13 shows the overview of enumeration operations.




Figure 3.13 Overview of Bus · Enumeration Operations

### 3.5.1 FIFO Buffer Management

The M66291 is equipped with the registers below in order to execute high-level management of the FIFO buffer set to continuous transmit/receive mode.

(1) SIE\_FIFO Status Register

This register can forcibly toggle the FIFO buffer at SIE side of double buffer, enabling the CPU to access to the SIE side FIFO. Further, the CPU can refer to the received data number in the SIE side FIFO.

(2) Transaction Count Register

When the continuous transfer mode buffer set in the OUT bulk transfer, the data receive count by MAX packet size is specified, enabling the transaction only for the set count. It is convenient for the DMA transfer.

(3) FIFO Status Register

This register is used for referring to the FIFO buffer status.

### 3.5.2 Cautions at FIFO Data Access

Make sure of the items as follows when accessing the FIFO Data Register.

When 8-bit width is selected in CPU interface:

The FIFO data can not be set to 16-bit mode by the register bit (Octl), while \*LWR pin becomes valid as the write strobe at 8-bit mode.

When 16-bit width is selected in CPU interface:

The FIFO data can be set both to 16-bit and 8-bit modes by the register bit (Octl).

B-1) 16-bit mode (Octl bit ="0")


When accessing data for write, assert \*HWR and \*LWR pins simultaneously for word access, and \*LWR pin for byte access. At byte access, D7 to 0 become valid.

B-2) 8-bit mode (Octl bit ="1")

When accessing data for write, \*LWR pin is valid as the write strobe. Here, D7 to 0 become valid. When accessing data for read, D15 to 8 and D7 to 0 are the same.

### 3.5.3 CPU Interface Bus Width Selection

The bus width is selected by the \*HWR/\*BYTE pin level at the rising of the \*RST pin. The 8-bit width is selected when \*HWR/\*BYTE pin is "L" level and 16-bit when it is "H" level. With the 8-bit width selected, fix the \*HWR/\*BYTE pin to "L".



### 3.5.4 Combination of CPU Interface Input Pins

CPU	*CS	*HWR	*LWR	*RD	Valid	D15-8	D7-0	Remarks
Interface					address			
8-bit	L	L	L	Н	A6-0	Note 1	Data input	Writes the lower byte
width	L	L	Н	L	A6-0	-0 Note 1 Data output		Reads the lower byte
	Н	Х	Х	Х	A6-0	Note 1	Hi-Z	
16-bit	L	L	Н	Н	A6-1	Data input	Hi-Z	Writes the upper byte
width	L	Н	L	Н	A6-1	Hi-Z	Data input	Writes the lower byte
	L	L	L	Н	A6-1	Data input	Data input	Writes the upper and lower bytes
	L	Н	Н	L	A6-1	Data output	Data output	Reads the upper and lower bytes
	Н	Х	Х	Х	A6-1	Hi-Z	Hi-Z	

X : Don't care

Hi-Z: High impedance


Note 1: The D15/A0 become input pins, while the others depend on the ports setting.

Note 2: The above figure is not applicable when accessing to the FIFO Data Register.

### 3.5.5 Register Data Access

(1) Writing when CPU interface 16-bit width is selected When 16-bit width is selected, A6 to 1 becomes valid.


Further, \*HWR pin becomes valid as the write strobe for D15 to 8 while \*LWR pin for D7 to 0 at the time of data writing.



(2) Writing when CPU interface 8-bit width is selected

When 8-bit width is selected, A6 to 0 becomes valid.

Further, \*LWR pin becomes valid as the write strobe at the time of data writing. Here, fix the \*HWR/\*BYTE pin to "L" level.



Note: The above figures are not applicable when accessing the FIFO Data Register.

### 3.5.6 Clock

48 MHz clock is needed for the internal operation of the M66291.

A built-in PLL enables an external clock of 6, 12, 24, or 48 MHz to be input. Selection is realized by XTAL bit of the USB Operation Enable Register. When an external 48 MHz clock is used, the PLL is not needed, so the PLL operation should be disabled.

A built-in oscillation buffer enables the device to be clocked from a crystal unit.

The device is set to standby state by the USB Operation Enable Register. Oscillation is halted (clock input halted) by XCKE bit, PLL is halted by PLLC bit, and clock supply to the USB block is halted by SCKE bit. To prevent unstable behavior, clock supply to USB block must be applied as follow:

- a. Enables clock input by the XCKE,
- b. Wait until oscillation stabilizes,
- c. Start PLL by the PLLC bit,
- d. Wait until PLL oscillation stabilizes (less than 1ms),
- e. then start clock supply to USB block by the SCKE bit.

# **4** ELECTRICAL CHARACTERISTICS

# 4.1 Absolute Maximum Ratings

Symbol	Parameter	Ratings	Unit
CoreVcc	USB Core supply voltage	-0.3 ~ +4.2	V
IOVcc	System interface supply voltage	-0.3 ~ +6.5	V
Vbus	Vbus input voltage	-0.3 ~ +5.5	V
VI(IO)	System interface input voltage	-0.3 ~ IOVcc+0.3	V
VO(IO)	System interface output voltage	-0.3 ~ IOVcc+0.3	V
Pd	Power dissipation	400	mW
Ts t g	Storage temperature	-55 ~ +150	°C

# 4.2 Recommended Operating Conditions

Symbol	Paran		Ratings			
			Min.	Тур.	Max.	
CoreVcc	USB Core supply voltage	Topr= 0 ~ +70 °C	3.0	3.3	3.6	V
		To p r = -20 ~ +85 °C	3.15	3.3	3.45	V
IOVcc	System interface supply	5V	4.5	5.0	5.5	V
	voltage 3V		2.7	3.3	3.6	V
GND	Supply voltage			0		V
VI(IO)	System interfac	e input voltage	0		IOVcc	V
VI(Vbus)	Input voltage (or	nly Vbus input)	0		5.25	V
VO(IO)	System interface	e output voltage	0		IOVcc	V
Topr	Operating temperature	USB transfer state	0	+25	+70	°C
		Not USB transfer state	-20	+25	+85	°C
tr, tf	Input rise, fall time	Normal input			500	ns
		Schmidt trigger input			5	ms

# 4.3 Electrical Characteristics (IOVcc=2.7~3.6V,CoreVcc=3.0~3.6V)

Symbol	nbol Parameter		Parameter Condition			Limits		Unit
						Тур.	Max.	
VIH	"H" input voltage	Xin	CoreVcc = 3.6V		2.52		3.6	V
VIL	"L" input voltage		CoreVcc	c = 3.0V	0		0.9	V
VIH	"H" input voltage	Note1	IOVcc :	= 3.6V	0.7IOVcc		3.6	V
VIL	"L" input voltage		IOVcc :	= 2.7V	0		0.3IOVcc	V
VT+	Threshold voltage in positive direction	Note 2	IOVcc :	= 3.3V	1.4		2.4	V
VT-	Threshold voltage in negative direction				0.5		1.65	V
VTH	Hysteresis voltage					0.8		V
VO H	"H" output voltage	Xout	CoreVcc = 3.0V	IOH = -50uA	2.6			V
VO L	"L" output voltage			IOL = 50uA			0.4	V
VO H	"H" output voltage	Note 3	IOVcc = 2.7V	IOH = -2mA	IOVcc-0.4			V
VO L	"L" output voltage			IOL = 2mA			0.4	V
VO H	"H" output voltage	Note 4	IOVcc = 2.7V	IOH = -4mA	IOVcc-0.4			V
VO L	"L" output voltage			IOL = 4mA			0.4	V
VT+	Threshold voltage in positive direction	Note 5	CoreVcc=3.3V		1.4		2.4	V
VT-	Threshold voltage in negative direction				0.5		1.65	V
ΠН	"H" input current		IOVcc = 3.6V	VI = IOVcc			10	uA
ΠL	"L" input current			VI = GND			-10	uA
IOZH	"H" output current in off status	D	IOVcc = 3.6V	VO = IOVcc			10	uA
IOZL	"L" output current in off status	15-0		VO = GND			-10	uA
Rd v	Pull down resistance	Note 5				500		kΩ
Rd t	Pull down resistance	Note 6				50		kΩ
Icc(A)	Average supply current in operation mode	Note 7	f(Xin)=48MHz CoreVcc=3.6V,US			15	30	mA
lcc(S)	Supply current in static mode	Note 7	Oscillator disable, PLL disable, USB transceiver enable, TrON=H/L output *CS,*HWR/*BYTE,*LWR, *Dack0,*Dack1=IOVcc, D15-0=0 ~ IOVcc, Other input VI=IOVcc or GND IOVcc = 3.6V,CoreVcc=3.6V Vbus=5.0V, suspend state			30	200	uA
Icc(S)	Supply current in static mode	Note 7	,			10	100	uA

Note 1: A6-1, TEST input pins and D15-0 input/output pins Note 2: \*CS, \*RD, \*LWR, \*HWR/\*BYTE, \*Dack0, \*Dack1, \*TC1, \*RST input pins Note 3: \*INT0, \*Dreq0, \*Dreq1 output pins Note 4: D15-0 input/output pins, \*INT1/SOF output pins Note 5: Vbus input pin Note 6: TEST input pin Note 7: The supply current is the total of IOVcc, CoreVcc.

## 4.4 Electrical Characteristics (IOVcc=4.5~5.5V,CoreVcc=3.0~3.6V)

Symbol	mbol Parameter		ter Condition			Limits		Unit
					Min.	Тур.	Max.	
VIH	"H" input voltage	Xin	CoreVcc = 3.6V		2.52		3.6	V
VIL	"L" input voltage		CoreVcc	= 3.0V	0		0.9	V
VIH	"H" input voltage	Note 1	IOVcc :	= 5.5V	0.7IOVcc		5.5	V
VIL	"L" input voltage		IOVcc :	= 4.5V	0		0.3IOVcc	V
VT+	Threshold voltage in positive direction	Note 2	IOVcc :	= 5.0V	2.3		3.7	V
VT-	Threshold voltage in negative direction				1.25		2.3	V
VTH	Hysteresis voltage					0.8		V
VO H	"H" output voltage	Xout	CoreVcc = 3.0V	IOH = -50uA	2.6			V
VO L	"L" output voltage			IOL = 50uA			0.4	V
VO H	"H" output voltage	Note 3	IOVcc = 4.5V	IOH = -2mA	4.1			V
VO L	"L" output voltage			IOL = 2mA			0.4	V
VO H	"H" output voltage	Note 4	IOVcc = 4.5V	IOH = -4mA	4.1			V
VO L	"L" output voltage			IOL = 4mA			0.4	V
VT+	Threshold voltage in positive direction	Note 5	CoreVcc=3.3V		1.4		2.4	V
VT-	Threshold voltage in negative direction				0.5		1.65	V
ΠН	"H" input current		IOVcc = 5.5V	Vi= IOVcc			10	uA
ΠL	"L" input current			Vi = GND			-10	uA
IOZH	"H" output current in off status	D	IOVcc = 5.5V	Vo = IOVcc			10	uA
IOZL	"L" output current in off status	15-0		Vo = GND			-10	uA
Rd v	Pull down resistance	Note 5				500		kΩ
Rd t	Pull down resistance	Note 6				50		kΩ
Icc(A)	Average supply current in operation mode	Note 7	f(Xin)=48MHz CoreVcc=3.6V,US	, , ,		15	30	mA
Icc(S)	Supply current in static mode	Note 7	Oscillator disable, PLL disable, USB transceiver enable, TrON=H/L output *CS,*HWR/*BYTE,*LWR, *Dack0,*Dack1=IOVcc, D15-0=0 ~ IOVcc, Other input VI=IOVcc or GND IOVcc = 5.5V,CoreVcc=3.6V Vbus=5.0V, suspend state			30	200	uA
Icc(S)	Supply current in static mode	Note 7				10	100	uA

Note 1: A6-1, TEST input pins and D15-0 input/output pins Note 2: \*CS, \*RD, \*LWR, \*HWR/\*BYTE, \*Dack0, \*Dack1, \*TC1, \*RST input pins Note 3: \*INT0, \*Dreq0, \*Dreq1 output pins Note 4: D15-0 input/output pins, \*INT1/SOF output pins Note 5: Vbus input pin Note 6: TEST input pin Note 7: The supply current is the total of IOVcc, CoreVcc.



## 4.5 Electrical Characteristics (D+/D-)

### 4.5.1 DC Characteristics

Symbol	Parameter	Test condition		Limits			Unit
				Min.	Тур.	Max.	
VDI	Differential input sensitivity		0.2			V	
VCM	Differential common mode range			0.8		2.5	V
VSE	Single ended receiver threshold			0.8		2.0	V
VOL	"L" output voltage	CoreVcc =	RL of $1.5K\Omega$ to $3.6V$			0.3	V
VOH	"H" output voltage	3.0V	RL of $1.5K\Omega$ to GND	2.8		3.6	V
IOZL	"L" output current in off status	CoreVcc =	VO =0V	-10		10	uA
IOZH	"H" output current in off status	3.6V	VO =3.6V	-10		10	uA
Ro(Pch)	Output impedance	CoreVcc =	VO =0V	4	7	15	Ω
Ro(Nch)	Output impedance	3.3V	VO =3.3V	4	7	15	Ω

### 4.5.2 AC Characteristics

Symbol	Parameter	Test condition			Limits		Unit
				Min.	Тур.	Max.	
tr	Rise transition time	10% to 90% of the data signal : amplitude	CL=50pF	4		20	ns
tf	Fall transition time	90% to 10% of the data signal : amplitude	CL=50pF	4		20	ns
TRFM	Rise/fall time matching	tr/tf		90		110	%
VCRS	Output signal crossover voltage	CL=50pF		1.3		2.0	V

## 4.6 Switching Characteristics (IOVcc=2.7~3.6V or 4.5~5.5V)


Symbol	Parameter	Test conditions		Limits		Unit	Refer
			Min.	Тур.	Max.		No.
ta(A)	Address access time				40	ns	1
tv(A)	Data valid time after address		0			ns	2
ta(CTRL)	Control access time				30	ns	3
tv(CTRL)	Data valid time after control		0			ns	4
ten(CTRL)	Control output enable time		0		20	ns	(5)
tdis(CTRL)	Output disable time after control		0		20	ns	6
tdis(CTRL-	Dreq disable time after control				50	ns	(7)
Dreq )							Ŭ
tdis(Dack -	Dreq disable time after Dack				50	ns	8
Dreq)							
ta(Dack)	Dack access time				30	ns	9
ten(Dack)	Output enable time after Dack	CL=50pF	0		20	ns	10
tv(Dack)	Data valid time after Dack		0			ns	(11)
tdis(Dack)	Output disable time after Dack		0		20	ns	(12)
tdis(CTRLH	Dreq disable time after control				50	ns	(13)
-Dreq )							-
td(CTRL-	INT negate delay time				250	ns	(14)
INT)							
twh(INT)	INT "H" pulse width		650			ns	(15)
twh(Dreq)	Dreq "H" pulse width		50			ns	(16)
ten(Dack -	Dreq enable time after Dack		30			ns	(17)
Dreq )							-
ten(CTRL-	Dreq enable time after control		50			ns	(18)
Dreq )							

# 4.7 Timing Requirements (IOVcc=2.7~3.6V or 4.5~5.5V)

Symbol	Parameter	Test conditions	Limits			Unit	Refer
			Min.	Тур.	Max.		No.
tsuw(A)	Address write setup time	30			ns	30	
tsur(A)	Address read setup time 0					ns	31
thw(A)	Address write hold time 0					ns	32
thr(A)	Address read hold time 30					ns	33
tw(CTRL)	Control pulse width (Write) 30					ns	34
trec(CTRL)	Control recovery time (FIFO) 30					ns	35
trecr(CTRL)	Control recovery time (REG) 15				ns	36	
tw(Dack)	Dack pulse width 30				ns	37	
tsu(D)	Data setup time 20					ns	38
th(D)	Data hold time		0			ns	39
tw(cycle)	FIFO access cycle time		100			ns	(40)
tsud(A)	DMA address setup time		15			ns	(41)
thd(A)	DMA address hold time		0			ns	(42)
tw(RST)	Reset pulse width 100					ns	(43)
tst(RST)	Control start time after RESET 500				ns	(44)	
tsu(BYTE)	Byte mode setup time 250				ns	(45)	
th(BYTE)	Byte mode hold time 250				ns	(46)	
twr(CTRL)	Control pulse width (Read)	bulse width (Read) 50				ns	(47)
td1(Dack-TC)	TC delay time 1 0					ns	(48)
td2(Dack-TC)	TC delay time 2	TC delay time 2 30				ns	(49)

### 4.8 **Measurement circuit**

### 4.8.1 Pins except for USB buffer block




Item	SW 1	SW2	
tdis(CTRL(LZ))	close	open	
tdis(CTRL(HZ))	open	close	
ta(CTRL(ZL))	close	open	
ta(CTRL(ZH))	open	close	

(1) Input pulse level : 0 ~ 3.3V, 0 ~ 5.0V Input pulse level : 0 ~ 3.39, 0 ~ 5.00 Input pulse rise/fall time : tr,tf=3ns Input timing standard voltage : IOVcc/2 Output timing judge voltage : IOVcc/2 (The tdis (LZ) is judged by 10% of the output amplitude and the tdis (HZ) by 90% of the output amplitude.)

(2) The electrostatic capacity CL includes the stray capacitance of the wire connection and the input capacitance of the probe.

### 4.8.2 USB buffer block




- (1) The tr and tf are judged by the transition time of the 10% amplitude point and 90% amplitude point respectively.
- (2) The electrostatic capacity CL includes the stray capacitance of the wire connection and the input capacitance of the probe.


# 4.9 Timing Diagram

## 4.9.1 CPU interface timing

(1-1) Write timing (\*RD="H")



(1-2) Read timing (\*LWR="H", \*HWR="H")



Note 1: tw(cycle), trec(CTRL) are necessary for making access to FIFO.

Further trecr(CTRL) is valid at the time of register access.


- Note 2: Writing through the combination of \*CS, \*HWR and \*LWR is carried out during the overlap of active ("L"). The specification from the rising edge is valid from the earliest inactive signal. The specification of pulse width becomes valid during the overlap of active ("L").
- Note 3: Reading through the combination of \*CS, \*RD is carried out during the overlap of active ("L"). The specification from the falling edge is valid from the latest active signal. The specification from the rising edge is valid from the earliest inactive signal. The specification of pulse width becomes valid during the overlap of active ("L").

Note 7: In 8-bit Mode, D7~0 and A6~0 become valid.




### 4.9.2 DMA Transfer Timing 1

When set to Cycle Steal Transfer (DMA Transfer Mode Register: BUST = 0) (DMAEN=1, DFORM=00) (2-1) Write timing 1




(2-2) Read timing 1

(DMAEN=1, DFORM=00)




- Note 4: \*Dack="L" level is the condition for inactive \*Dreq, and the latter signal of twh(Dreq) or ten(CTRL-Dreq) becomes valid as the specification of active \*Dreq at the time of next DMA transfer.
- Note 5: Writing through the combination of \*Dack, \*HWR and \*LWR is carried out during the overlap of active ("L"). The specification of the rising edge is valid from the earliest inactive signal.
  - The specification of pulse width is valid during the overlap of active ("L").
- Note 6: Reading through the combination of \*Dack and \*RD is carried out during the overlap of active ("L"). The specification from the falling edge is valid from the latest active signal. The specification from the rising edge is valid from the earliest inactive signal.
  - The specification of pulse width is valid during the overlap of active ("L").
- Note 7: In 8-Bit Mode, D7~0 becomes valid.



Note 4: \*Dack="L" level is the condition for inactive \*Dreq, and the latter signal of twh(Dreq) or ten(Dack-Dreq) becomes valid as the specification of active \*Dreq at the time of next DMA transfer.

Note 7: In 8-Bit Mode, D7~0 becomes valid.




Note 2: Writing through the combination of \*CS, \*HWR and \*LWR is carried out during the overlap of active ("L"). The specification of the rising edge is valid from the earliest inactive signal. The specification of pulse width is valid during the overlap of active ("L").

Note 7: In 8-Bit Mode, D7~0 and A6~0 become valid.

(2-6) Read timing 3

## (DMAEN=1, DFORM=10) (\*LWR="H", \*HWR="H")




Note 3: Reading through the combination of \*CS and \*RD is carried out during the overlap of active ("L"). The specification of the falling edge is valid from the latest active signal. The specification of the rising edge is valid from the earliest inactive signal.

The specification of pulse width becomes valid during the overlap of active ("L").


Note 7: In 8-Bit Mode, D7~0 and A6~0 become valid.

## 4.9.3 DMA Transfer Timing 2

When set to Burst Transfer (DMA Transfer Mode Register : BUST=1) (3-1) Write timing (DMAEN=1, DFORM=00)




(3-2) Read timing (DMAEN=1, DFORM=00)




- Note 5: Writing through the combination of \*Dack, \*HWR and \*LWR is carried out during the overlap of active ("L"): The specification of the rising edge is valid from the earliest inactive signal. The specification of pulse width becomes valid during the overlap of active ("L").
- Note 6: Reading through the combination of \*Dack and \*RD is carried out during the overlap of active ("L"). The specification from the falling edge is valid from the latest active signal. The specification from the rising edge is valid from the earliest inactive signal. The specification of pulse width becomes valid during the overlap of active ("L").
- Note 7: In 8-Bit Mode, D7~0 becomes valid.

(3-3) Write timing (DMAEN=1, DFORM=10)



(3-4) Read timing (DMAEN=1, DFORM=10)




Rev1.01 2004.11.01 page 119 of 122

- Note 5: Writing through the combination of \*Dack, \*HWR and \*LWR is carried out during the overlap of active ("L). The specification from the rising edge is valid from the earliest inactive signal.
  - The specification of pulse width becomes valid during the overlap of active ("L").
- Note 6: Reading through the combination of \*Dack and \*RD is carried out during the overlap of active ("L"). The specification from the falling edge is valid from the latest active signal.
  - The specification from the rising edge is valid from the earliest inactive signal.
  - The specification of pulse width becomes valid during the overlap of active ("L").
- Note 7: In 8-Bit Mode, D7~0 becomes valid.


## (3-5) TC timing



# 4.10 Interrupt Timing




# 4.11 Reset Timing



Note 2: Writing through the combination of \*CS, \*HWR and \*LWR is carried out during the overlap of active ("L"). The specification from the rising edge is valid from the earliest inactive signal.

# 4.12 Bus Interface Select Timing







**REVISION HISTORY** 

M66291 Data Sheet

Rev.	Date	Description		
		Page	Summary	
1.00	Apr 9, 2001	-	First edition issued	
1.01	Nov 1, 2004	1,6	Modified: USB Specification <b>Revision 2.0</b>	
			Added: M66291HP Pin Configration	
		9	Moved: How to Read Register Tables	
		-, , -,,	Modified: M66291	
		10.2	Modified: 4.2 Recommended Operating Conditions (CoreVcc,Topr)	
		1.25	Added: 52PJV-A PKG Code.	





## Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs! 1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

### Notes regarding these materials

- Notes regarding these materials
  1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
  2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
  3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
  The information before purchasing a product listed herein.
  The information described here may contain technical inaccuracies or typographical erros.
  Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
  Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).
  4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for undensign or

- use. 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials. 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and
- a mode products of country other than the approved destination.
   Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
   8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



## **RENESAS SALES OFFICES**

### Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501

Renesas Technology Europe Limited. Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900

Renesas Technology Europe GmbH Dornacher Str. 3, D-85622 Feldkirchen, Germany Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11

Renesas Technology Hong Kong Ltd. 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2375-6836

Renesas Technology Taiwan Co., Ltd. FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. 26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd. 1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

http://www.renesas.com