## DISTINCTIVE CHARACTERISTICS

- As fast as 7.5 -ns propagation delay and 91 MHz fmax (external)
- 10 Macrocells programmable as registered or combinatorial, and active high or active low to match application needs
- Varied product term distribution allows up to 16 product terms per output for complex functions

| Global asynchronous reset and synchronous |
| :--- |
| preset for initialization |
| Power-up reset for initialization and register |
| preload for testability |
| Extensive third-party software and programmer |
| support through FusionPLD partners |
| 24-Pin SKINNYDIP, 24-pin Flatpack and |
| 28-pin PLCC and LCC packages save space |

## GENERAL DESCRIPTION

The PAL22V10 provides user-programmable logic for replacing conventional SSI/MSI gates and flip-flops at a reduced chip count.

The PAL22V10 device implements the familiar Boolean logic transfer function, the sum of products. The PAL device is a programmable AND array driving a fixed OR array. The AND array is programmed to create custom product terms, while the OR array sums selected terms at the outputs.

The product terms are connected to the fixed OR array with a varied distribution from 8 to 16 across the outputs (see Block Diagram). The OR sum of the products feeds the output macrocell. Each macrocell can be pro-
grammed as registered or combinatorial, and active high or active low. The output configuration is determined by two fuses controlling two multiplexers in each macrocell.

AMD's FusionPLD program allows PAL22V10 designs to be implemented using a wide variety of popular indus-try-standard design tools. By working closely with the FusionPLD partners, AMD certifies that the tools provide accurate, quality support. By ensuring that thirdparty tools are available, costs are lowered because a designer does not have to buy a complete set of new tools for each device. The FusionPLD program also greatly reduces design time since a designer can use a tool that is already installed and familiar.

## BLOCK DIAGRAM



## CONNECTION DIAGRAMS

## Top View

## SKINNYDIP/FLATPACK



16559C-2

## PLCC/LCC



Note:
Pin 1 is marked for orientation.

## PIN DESIGNATIONS

```
CLK = Clock
GND = Ground
I = Input
I/O = Input/Output
NC = No Connect
Vcc = Supply Voltage
```


## ORDERING INFORMATION

## Commercial Products

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:


| Valid Combinations |  |
| :--- | :--- |
| PAL22V10-7 |  |
| PAL22V10-10 | PC, JC |
| PAL22V10-15 |  |
| AmPAL22V10A |  |

## Valid Combinations

Valid Combinations lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

## FUNCTIONAL DESCRIPTION

The PAL22V10 allows the systems engineer to implement a design on-chip, by opening fuse links to configure AND and OR gates within the device, according to the desired logic function. Complex interconnections between gates, which previously required timeconsuming layout, are lifted from the PC board and placed on silicon, where they can be easily modified during prototyping or production.

Product terms with all fuses opened assume the logical HIGH state; product terms connected to both true and complement of any single input assume the logical LOW state.

The PAL22V10 has 12 inputs and $10 \mathrm{I} / \mathrm{O}$ macrocells. The macrocell (Figure 1) allows one of four potential output configurations; registered output or combinatorial I/O, active high or active low (see Figure 2). The configuration choice is made according to the user's design
specification and corresponding programming of the configuration bits $\mathrm{S}_{0}-\mathrm{S}_{1}$. Multiplexer controls initially are connected to ground ( 0 ) through a programmable fuse, selecting the " 0 " path through the multiplexer. Programming the fuse disconnects the control line from GND and it is driven to a high level, selecting the " 1 " path.

The device is produced with a fuse link at each input to the AND gate array, and connections may be selectively removed by applying appropriate voltages to the circuit.

## Variable Input/Output Pin Ratio

The PAL22V10 has twelve dedicated input lines, and each macrocell output can be an I/O pin. Buffers for device inputs have complementary outputs to provide user-programmable input signal polarity. Unused input pins should be tied to Vcc or GND.


16559C-4

Figure 1. Output Logic Macrocell Diagram

## Registered Output Configuration

Each macrocell of the PAL22V10 includes a D-type flipflop for data storage and synchronization. The flip-flop is loaded on the LOW-to-HIGH transition of the clock input. In the registered configuration $\left(S_{1}=0\right)$, the array feedback is from $\overline{\mathrm{Q}}$ of the flip-flop.

## Combinatorial I/O Configuration

Any macrocell can be configured as combinatorial by selecting the multiplexer path that bypasses the flip-flop ( $S_{1}=1$ ). In the combinatorial configuration the feedback is from the pin.


Figure 2. Macrocell Configuration Options

## Programmable Three-State Outputs

Each output has a three-state output buffer with threestate control. A product term controls the buffer, allowing enable and disable to be a function of any product of device inputs or output feedback. The combinatorial output provides a bidirectional I/O pin, and may be configured as a dedicated input if the buffer is always disabled.

## Programmable Output Polarity

The polarity of each macrocell output can be active high or active low, either to match output signal needs or to reduce product terms. Programmable polarity allows Boolean expressions to be written in their most compact form (true or inverted), and the output can still be of the desired polarity. It can also save "DeMorganizing" efforts.

Selection is controlled by programmable bit $\mathrm{S}_{0}$ in the output macrocell, and affects both registered and combinatorial outputs. Selection is automatic, based on the design specification and pin definitions.

## Preset/Reset

For initialization, the PAL22V10 has Preset and Reset product terms. These terms are connected to all registered outputs. When the Synchronous Preset (SP) product term is asserted high, the output registers will be loaded with a HIGH on the next LOW-to-HIGH clock transition. When the Asynchronous Reset (AR) product term is asserted high, the output registers will be immediately loaded with a LOW independent of the clock.

Note that preset and reset control the flip-flop, not the output pin. The output level is determined by the output polarity selected.

## Power-Up Reset

All flip-flops power-up to a logic LOW for predictable system initialization. Outputs of the PAL22V10 will depend on the programmed output polarity. The $V_{c c}$ rise must be monotonic and the reset delay time is 1000 ns maximum.

## Register Preload

The register on the PAL22V10 can be preloaded from the output pins to facilitate functional testing of complex state machine designs. This feature allows direct loading of arbitrary states, making it unnecessary to cycle through long test vector sequences to reach a desired state. In addition, transitions from illegal states can be verified by loading illegal states and observing proper recovery.

## Security Fuse

After programming and verification, a PAL22V10 design can be secured by programming the security fuse. Once programmed, this fuse defeats readback of the internal programmed pattern by a device programmer, securing proprietary designs from competitors. When the security fuse is programmed, the array will read as if every fuse is programmed, and preload will be disabled.

## Programming

The PAL22V10 can be programmed on standard logic programmers. Approved programmers are listed at the end of this data book.

## Quality and Testability

The PAL22V10 offers a very high level of built-in quality. Extra programmable fuses, test words and test columns provide a means of verifying performance of all AC and DC parameters. In addition, this verifies complete programmability and functionality of the device to provide the highest programming yields and post-programming functional yields in the industry.

## Technology

The AmPAL22V10A is fabricated with AMD's diffusionisolated bipolar process. The array connections are formed with highly reliable PtSi fuse.

The PAL22V10-15, -10 and -7 are fabricated with AMD's diffusion-isolated bipolar process. This process reduces parasitic capacitances and minimum geometries to provide higher performance. The array connections are formed with PtSi fuses on the -15, and TiW fuses on the -7 and -10 for reliable operation.

## LOGIC DIAGRAM

SKINNYDIP (PLCC/LCC) Pinouts


## ABSOLUTE MAXIMUM RATINGS

Storage Temperature $\qquad$ . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

Ambient Temperature with
Power Applied
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage with
Respect to Ground . . . . . . . . . . . . . -0.5 V to +7.0 V
DC Input Voltage -1.2 V to $\mathrm{Vcc}+0.5 \mathrm{~V}$
DC Output or I/O Pin Voltage . -0.5 V to $\mathrm{Vcc}+0.5 \mathrm{~V}$
Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

## OPERATING RANGES

Commercial (C) Devices
Ambient Temperature ( $\mathrm{T}_{\mathrm{A}}$ )
Operating in Free Air . . . . . . . . . . . . . . $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$
Supply Voltage (Vcc)
with Respect to Ground . . . . . . . . +4.75 V to +5.25 V
Operating ranges define those limits between which the functionality of the device is guaranteed.

## DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

| Parameter Symbol | Parameter Description | Test Conditions |  |  | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Voh | Output HIGH Voltage | $\begin{array}{ll} \mathrm{IOH}=-3.2 \mathrm{~mA} & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min} \end{array}$ |  |  | 2.4 |  | V |
| Vol | Output LOW Voltage | $\begin{array}{ll} \mathrm{IOL}=16 \mathrm{~mA} & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min} \end{array}$ |  |  |  | 0.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | Guaranteed Input Logical HIGH <br> Voltage for all Inputs (Note 1) |  |  | 2.0 |  | V |
| VIL | Input LOW Voltage | Guaranteed Input Logical LOW <br> Voltage for all Inputs (Note 1) |  |  |  | 0.8 | V |
| VI | Input Clamp Voltage | $\mathrm{IIN}=-18 \mathrm{~mA}, \mathrm{VcC}=\mathrm{Min}$ |  |  |  | -1.2 | V |
| IIH | Input HIGH Current | V IN $=2.7 \mathrm{~V}, \mathrm{VCC}=\mathrm{Max}$ (Note 2) |  |  |  | 25 | $\mu \mathrm{A}$ |
| IIL | Input LOW Current | $\begin{aligned} & \mathrm{V} \mathrm{IN}=0.4 \mathrm{~V}, \mathrm{~V} \mathrm{CC}=\mathrm{Max} \\ & \text { (Note 2) } \end{aligned}$ |  | Input |  | -100 | $\mu \mathrm{A}$ |
|  |  |  |  | CLK |  | -150 |  |
| 1 | Maximum Input Current | $\mathrm{VIN}=5.5 \mathrm{~V}, \mathrm{VcC}=\mathrm{Max}$ |  |  |  | 1 | mA |
| lozh | Off-State Output Leakage Current HIGH | $\begin{aligned} & \text { Vout = 2.7 V, VCC = Max } \\ & \text { VIN = VIH or VIL (Note 2) } \end{aligned}$ |  |  |  | 100 | $\mu \mathrm{A}$ |
| IozL | Off-State Output Leakage Current LOW | $\begin{aligned} & \text { Vout }=0.4 \mathrm{~V}, \mathrm{VCC}=\mathrm{Max} \\ & \text { VIN }=\text { VIH or } \operatorname{VIL}(\text { Note 2) } \end{aligned}$ |  |  |  | -100 | $\mu \mathrm{A}$ |
| Isc | Output Short-Circuit Current | Vout $=0.5 \mathrm{~V}, \mathrm{Vcc}=\mathrm{Max}$ (Note 3) |  |  | -30 | -130 | mA |
| Icc | Supply Current | VIN $=0$ V, Outputs Open $($ lout $=0 \mathrm{~mA})$ $V_{C C}=M a x$ |  |  |  | 220 | mA |

## Notes:

1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
2. I/O pin leakage is the worst case of $I_{I L}$ and IOZL (or IIH and IOZH).
3. Not more than one output should be tested at a time. Duration of the short-circuit should not exceed one second. VOUT $=0.5 \mathrm{~V}$ has been chosen to avoid test problems caused by tester ground degradation.

## CAPACITANCE (Note 1)

| Parameter Symbol | Parameter Description | Test Conditions |  | Typ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CIN | Input Capacitance | VIN $=2.0 \mathrm{~V}$ | $\begin{aligned} & \mathrm{VCC}=5.0 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \mathrm{f}=1 \mathrm{MHz} \end{aligned}$ | 6 | F |
| Cout | Output Capacitance | Vout $=2.0 \mathrm{~V}$ |  | 5 |  |

Note:

1. These parameters are not $100 \%$ tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

## SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

| Parameter Symbol | Parameter Description |  |  | $\begin{gathered} \text { Min } \\ \text { (Note 3) } \end{gathered}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tpd | Input or Feedback to Combinatorial Output |  |  | 1 | 7.5 | ns |
| ts | Setup Time from Input, Feedback or SP to Clock |  |  | 5 |  | ns |
| th | Hold Time |  |  | 0 |  | ns |
| tco | Clock to Output |  |  | 1 | 6 | ns |
| tskewr | Skew Between Registered Outputs (Note 5) |  |  |  | 1 | ns |
| tar | Asynchronous Reset to Registered Output |  |  |  | 12 | ns |
| tarw | Asynchronous Reset Width |  |  | 8 |  | ns |
| tarR | Asynchronous Reset Recovery Time |  |  | 8 |  | ns |
| tSPR | Synchronous Preset Recovery Time |  |  | 5 |  | ns |
| twL | Clock Width | LOW |  | 4 |  | ns |
| twh |  | HIGH |  | 4 |  | ns |
| fmax | Maximum Frequency (Note 4) | External Feedback | 1/(ts + tco) | 91 |  | MHz |
|  |  | Internal Feedback (fcNT) | 1/(ts + tcF) (Note 6) | 100 |  | MHz |
|  |  | No Feedback | 1/(twh + twL) | 125 |  | MHz |
| teA | Input to Output Enable Using Product Term Control |  |  |  | 8 | ns |
| tER | Input to Output Disable Using Product Term Control |  |  |  | 7.5 | ns |

## Notes:

2. See Switching Test Circuit for test conditions.
3. Output delay minimums are measured under best-case conditions.
4. These parameters are not $100 \%$ tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.
5. Skew is measured with all outputs switching in the same direction.
6. $t_{C F}$ is a calculated value and is not guaranteed. $t_{C F}$ can be found using the following equation: $t_{C F}=1 / /_{\text {MAX }}$ (internal feedback) $-t_{s}$.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

Ambient Temperature with
Power Applied . . . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage with
Respect to Ground . . . . . . . . . . . . . -0.5 V to +7.0 V
DC Input Voltage -1.2 V to $\mathrm{Vcc}+0.5 \mathrm{~V}$
DC Output or I/O
Pin Voltage -0.5 V to $\mathrm{Vcc}+0.5 \mathrm{~V}$

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

## OPERATING RANGES

Commercial (C) Devices
Ambient Temperature ( $\mathrm{T}_{\mathrm{A}}$ )
Operating in Free Air . . . . . . . . . . . . . . . $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$
Supply Voltage (Vcc)
with Respect to Ground . . . . . . . . +4.75 V to +5.25 V
Operating ranges define those limits between which the functionality of the device is guaranteed.

## DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

| Parameter Symbol | Parameter Description | Test Conditions |  |  | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output HIGH Voltage | $\begin{array}{ll} \mathrm{IOH}=-3.2 \mathrm{~mA} & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min} \end{array}$ |  |  | 2.4 |  | V |
| Vol | Output LOW Voltage | $\begin{array}{ll} \mathrm{IOL}=16 \mathrm{~mA} & \mathrm{VIN}=\mathrm{VIH} \text { or } \mathrm{VIL} \\ & \mathrm{Vcc}=\mathrm{Min} \end{array}$ |  |  |  | 0.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1) |  |  | 2.0 |  | V |
| VIL | Input LOW Voltage | Guaranteed Input Logical LOW Voltage for all Inputs (Note 1) |  |  |  | 0.8 | V |
| VI | Input Clamp Voltage | $\mathrm{IIN}=-18 \mathrm{~mA}, \mathrm{Vcc}=\mathrm{Min}$ |  |  |  | -1.2 | V |
| IIH | Input HIGH Current | VIN $=2.7 \mathrm{~V}$, Vcc $=\mathrm{Max}$ (Note 2) |  |  |  | 25 | $\mu \mathrm{A}$ |
| IIL | Input LOW Current | $\begin{aligned} & \mathrm{V} \text { IN }=0.4 \mathrm{~V}, \mathrm{~V} \mathrm{CC}=\mathrm{Max} \\ & \text { (Note 2) } \end{aligned}$ |  | Input |  | -100 | $\mu \mathrm{A}$ |
|  |  |  |  | CLK |  | -150 |  |
| 11 | Maximum Input Current | V IN $=5.5 \mathrm{~V}, \mathrm{VCC}=\mathrm{Max}$ |  |  |  | 1 | mA |
| lozh | Off-State Output Leakage Current HIGH | $\begin{aligned} & \text { Vout = 2.7 V, VCC = Max } \\ & \text { VIN = VIH or VIL (Note 2) } \end{aligned}$ |  |  |  | 100 | $\mu \mathrm{A}$ |
| IozL | Off-State Output Leakage Current LOW | $\begin{aligned} & \text { Vout = 0.4 V, Vcc = Max } \\ & \text { VIN = VIH or VIL (Note 2) } \end{aligned}$ |  |  |  | -100 | $\mu \mathrm{A}$ |
| Isc | Output Short-Circuit Current | Vout = 0.5 V, Vcc = Max (Note 3) |  |  | -30 | -130 | mA |
| Icc | Supply Current | $\begin{aligned} & \text { VIN }=0 \mathrm{~V} \text {, Outputs Open (lout = } 0 \mathrm{~mA} \text { ) } \\ & \mathrm{VcC}=\mathrm{Max} \end{aligned}$ |  |  |  | 180 | mA |

## Notes:

1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
2. I/O pin leakage is the worst case of $I_{I L}$ and lozL (or IIH and lozH).
3. Not more than one output should be tested at a time. Duration of the short-circuit should not exceed one second. VOUT $=0.5 \mathrm{~V}$ has been chosen to avoid test problems caused by tester ground degradation.

## CAPACITANCE (Note 1)

| Parameter Symbol | Parameter Description | Test Conditions |  | Typ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CIN | Input Capacitance | VIN $=2.0 \mathrm{~V}$ | $\begin{aligned} & \mathrm{Vcc}=5.0 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \mathrm{f}=1 \mathrm{MHz} \end{aligned}$ | 6 | pF |
| Cout | Output Capacitance | VOUT $=2.0 \mathrm{~V}$ |  | 5 |  |

Note:

1. These parameters are not $100 \%$ tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

| Parameter Symbol | Parameter Description |  |  | $\begin{aligned} & \text { Min } \\ & \text { (Note 3) } \end{aligned}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tpd | Input or Feedback to Combinatorial Output |  |  | 1 | 10 | ns |
| ts | Setup Time from Input, Feedback or SP to Clock |  |  | 7 |  | ns |
| th | Hold Time |  |  | 0 |  | ns |
| tco | Clock to Output |  |  | 1 | 7 | ns |
| tAR | Asynchronous Reset to Registered Output |  |  |  | 15 | ns |
| tarw | Asynchronous Reset Width |  |  | 10 |  | ns |
| tarR | Asynchronous Reset Recovery Time |  |  | 8 |  | ns |
| tSPR | Synchronous Preset Recovery Time |  |  | 8 |  | ns |
| twL | Clock Width | LOW |  | 5 |  | ns |
| twh |  | HIGH |  | 5 |  | ns |
| fmax | Maximum Frequency (Note 4) | External Feedback | 1/(ts + tco) | 71 |  | MHz |
|  |  | Internal Feedback (fcnt) | 1/(ts + tcF) (Note 5) | 80 |  | MHz |
|  |  | No Feedback | 1/(twh + twL) | 100 |  | MHz |
| tEA | Input to Output Enable Using Product Term Control |  |  |  | 11 | ns |
| ter | Input to Output Disable Using Product Term Control |  |  |  | 9 | ns |

## Notes:

2. See Switching Test Circuit for test conditions.
3. Output delay minimums are measured under best-case conditions.
4. These parameters are not $100 \%$ tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.
5. $t_{C F}$ is a calculated value and is not guaranteed. $t_{C F}$ can be found using the following equation: $t_{C F}=1 / f_{\text {MAX }}$ (internal feedback) $-t_{s}$.

ABSOLUTE MAXIMUM RATINGS
Storage Temperature . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage with
Respect to Ground .............. -0.5 V to +7.0 V
DC Input Voltage . . . . . . . . . . . -0.5 V to Vcc +0.5 V
DC Input Current .............. -30 mA to +5 mA
DC Output or I/O
Pin Voltage ................ -0.5 V to $\mathrm{V}_{\mathrm{cc}}+0.5 \mathrm{~V}$
Static Discharge Voltage . . . . . . . . . . . . . . . . . 2001 V
Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

## OPERATING RANGES

Commercial (C) Devices
Ambient Temperature ( $\mathrm{T}_{\mathrm{A}}$ )
Operating in Free Air . . . . . . . . . . . . . . $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$
Supply Voltage ( $\mathrm{V}_{\mathrm{cc}}$ )
with Respect to Ground . . . . . . . . +4.75 V to +5.25 V
Operating ranges define those limits between which the functionality of the device is guaranteed.

## DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

| Parameter Symbol | Parameter Description | Test Conditions | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Vor | Output HIGH Voltage | $\begin{array}{ll} \mathrm{IOH}=-3.2 \mathrm{~mA} & \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\text {IH }} \text { or } \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min} \end{array}$ | 2.4 |  | V |
| Vol | Output LOW Voltage | $\begin{array}{ll} \text { IOL = } 16 \mathrm{~mA} & \mathrm{VIN}=\mathrm{V} \text { IH or } \mathrm{VIL} \\ & \mathrm{VCC}_{\mathrm{IL}}=\mathrm{Min} \end{array}$ |  | 0.5 | V |
| VIH | Input HIGH Voltage | Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1) | 2.0 |  | V |
| VIL | Input LOW Voltage | Guaranteed Input Logical LOW Voltage for all Inputs (Note 1) |  | 0.8 | V |
| VI | Input Clamp Voltage | $\mathrm{IIN}=-18 \mathrm{~mA}, \mathrm{Vcc}=$ Min |  | -1.2 | V |
| IIH | Input HIGH Current | VIN = 2.7 V, Vcc = Max (Note 2) |  | 25 | $\mu \mathrm{A}$ |
| IIL | Input LOW Current | VIn $=0.4 \mathrm{~V}, \mathrm{Vcc}=\mathrm{Max}$ (Note 2) |  | -100 | $\mu \mathrm{A}$ |
| 1 | Maximum Input Current | $\mathrm{VIN}=5.5 \mathrm{~V}, \mathrm{Vcc}=\mathrm{Max}$ |  | 1 | mA |
| lozH | Off-State Output Leakage Current HIGH | $\begin{aligned} & \text { Vout = 2.7 V, VCC = Max } \\ & \text { VIN = VIH or VIL (Note 2) } \end{aligned}$ |  | 100 | $\mu \mathrm{A}$ |
| lozL | Off-State Output Leakage Current LOW | $\begin{aligned} & \text { Vout = } 0.4 \text { V, VCC }=\text { Max } \\ & \text { VIN = VIH or VIL (Note 2) } \end{aligned}$ |  | -100 | $\mu \mathrm{A}$ |
| Isc | Output Short-Circuit Current | Vout = 0.5 V, Vcc = Max (Note 3) | -30 | -130 | mA |
| Icc | Supply Current | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$, Outputs Open (lout $=0 \mathrm{~mA}$ ) $V_{c c}=M a x$ |  | 180 | mA |

## Notes:

1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
2. I/O pin leakage is the worst case of $I_{I L}$ and $I_{\text {OZL }}$ (or $I_{I H}$ and $I_{O Z H}$ ).
3. Not more than one output should be tested at a time. Duration of the short-circuit should not exceed one second. Vout $=0.5 \mathrm{~V}$ has been chosen to avoid test problems caused by tester ground degradation.

## CAPACITANCE (Note 1)

| Parameter Symbol | Parameter Description | Test Conditions |  | Typ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Cin | Input Capacitance | V IN $=2.0 \mathrm{~V}$ | $\begin{aligned} & \mathrm{VCC}=5.0 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \mathrm{f}=1 \mathrm{MHz} \end{aligned}$ | 9 | pF |
|  |  |  |  | 6 |  |
| Cout | Output Capacitance | Vout $=2.0 \mathrm{~V}$ |  | 5 |  |

## Note:

1. These parameters are not $100 \%$ tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

## SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

| Parameter Symbol | Parameter Description |  |  | $\begin{gathered} \text { Min } \\ \text { (Note 3) } \end{gathered}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tPD | Input or Feedback to Combinatorial Output |  |  |  | 15 | ns |
| ts | Setup Time from Input, Feedback or SP to Clock |  |  | 10 |  | ns |
| th | Hold Time |  |  | 0 |  | ns |
| tco | Clock to Output |  |  |  | 10 | ns |
| tAR | Asynchronous Reset to Registered Output |  |  |  | 20 | ns |
| tarw | Asynchronous Reset Width |  |  | 15 |  | ns |
| tarR | Asynchronous Reset Recovery Time |  |  | 10 |  | ns |
| tspr | Synchronous Preset Recovery Time |  |  | 10 |  | ns |
| twL | Clock Width | LOW |  | 6 |  | ns |
| twh |  | HIGH |  | 6 |  | ns |
| fmax | Maximum Frequency (Note 4) | External Feedback | 1/(ts + tco) | 50 |  | MHz |
|  |  | Internal Feedback (fcNT) | 1/(ts + tcF) (Note 5) | 80 |  | MHz |
|  |  | No Feedback | 1/(twh + twL) | 83 |  | MHz |
| tEA | Input to Output Enable Using Product Term Control |  |  |  | 15 | ns |
| ter | Input to Output Disable Using Product Term Control |  |  |  | 15 | ns |

## Notes:

2. See Switching Test Circuit for test conditions.
3. Output delay minimums are measured under best-case conditions.
4. These parameters are not $100 \%$ tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.
5. $t_{C F}$ is a calculated value and is not guaranteed. $t_{C F}$ can be found using the following equation: $t_{C F}=1 / f_{\text {MAX }}$ (internal feedback) $-t_{s}$.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage with
Respect to Ground . . . . . . . . . . . . . -0.5 V to +7.0 V
DC Input Voltage -0.5 V to +5.5 V
DC Input Current . . . . . . . . . . . . . . -30 mA to +5 mA
DC Output or I/O Pin Voltage ... -0.5 V to $\mathrm{V}_{\mathrm{cc}} \mathrm{Max}$
Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

## OPERATING RANGES

## Commercial (C) Devices

Ambient Temperature ( $\mathrm{T}_{\mathrm{A}}$ )
Operating in Free Air ................ $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$
Supply Voltage (Vcc)
with Respect to Ground . . . . . . . . +4.75 V to +5.25 V
Operating ranges define those limits between which the functionality of the device is guaranteed.

## DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

| Parameter Symbol | Parameter Description | Test Conditions | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Vor | Output HIGH Voltage | $\begin{array}{ll} \mathrm{IOH}=-3.2 \mathrm{~mA} & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{VCC}_{\mathrm{CC}}=\mathrm{Min} \end{array}$ | 2.4 |  | V |
| Vol | Output LOW Voltage | $\begin{array}{ll} \text { IOL = } 16 \mathrm{~mA} & \mathrm{VIN}=\mathrm{VIH} \text { or } \mathrm{VIL} \\ & \mathrm{VCC}=\mathrm{Min} \end{array}$ |  | 0.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1) | 2.0 |  | V |
| VIL | Input LOW Voltage | Guaranteed Input Logical LOW Voltage for all Inputs (Note 1) |  | 0.8 | V |
| VI | Input Clamp Voltage | $\mathrm{IIN}=-18 \mathrm{~mA}, \mathrm{Vcc}=$ Min |  | -1.2 | V |
| IIH | Input HIGH Current | $\mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$, $\mathrm{V}_{\text {cc }}=\mathrm{Max}$ (Note 2) |  | 25 | $\mu \mathrm{A}$ |
| IIL | Input LOW Current | VIN $=0.4 \mathrm{~V}, \mathrm{VcC}=\mathrm{Max}$ (Note 2) |  | -100 | $\mu \mathrm{A}$ |
| 1 | Maximum Input Current | $\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}, \mathrm{VCC}=\mathrm{Max}$ |  | 1 | mA |
| lozh | Off-State Output Leakage Current HIGH | $\begin{aligned} & \text { Vout = 2.7 V, VCC = Max } \\ & \mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IH }} \text { or } \mathrm{V}_{\text {IL }}(\text { Note 2) } \end{aligned}$ |  | 100 | $\mu \mathrm{A}$ |
| IozL | Off-State Output Leakage Current LOW | $\begin{aligned} & \text { Vout = 0.4 V, VCC = Max } \\ & \text { VIN = VIH or VIL (Note 2) } \end{aligned}$ |  | -100 | $\mu \mathrm{A}$ |
| Isc | Output Short-Circuit Current | Vout = 0.5 V, Vcc = Max (Note 3) | -30 | -90 | mA |
| Icc | Supply Current | $\begin{aligned} & \text { VIN }=0 \mathrm{~V} \text {, Outputs Open (lout = } 0 \mathrm{~mA} \text { ) } \\ & \mathrm{VCC}=\mathrm{Max} \end{aligned}$ |  | 180 | mA |

## Notes:

1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
2. I/O pin leakage is the worst case of IIL and lozl (or IIH and lozH).
3. Not more than one output should be tested at a time. Duration of the short-circuit should not exceed one second. VOUT $=0.5 \mathrm{~V}$ has been chosen to avoid test problems caused by tester ground degradation.

## CAPACITANCE (Note 1)

| Parameter Symbol | Parameter Description | Test Conditions |  | Typ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CIN | Input Capacitance | VIN $=2.0 \mathrm{~V}$ | $\begin{aligned} & \mathrm{VCC}=5.0 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \mathrm{f}=1 \mathrm{MHz} \end{aligned}$ | 11 | pF |
|  |  |  |  | 6 |  |
| Cout | Output Capacitance | Vout $=2.0 \mathrm{~V}$ |  | 9 |  |

## Note:

1. These parameters are not $100 \%$ tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

## SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

| Parameter Symbol | Parameter Description |  |  | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tpd | Input or Feedback to Combinatorial Output |  |  |  | 25 | ns |
| ts | Setup Time from Input, Feedback or SP to Clock |  |  | 20 |  | ns |
| th | Hold Time |  |  | 0 |  | ns |
| tco | Clock to Output |  |  |  | 15 | ns |
| tAR | Asynchronous Reset to Registered Output |  |  |  | 30 | ns |
| tarw | Asynchronous Reset Width |  |  | 25 |  | ns |
| tARR | Asynchronous Reset Recovery Time |  |  | 35 |  | ns |
| tSPR | Synchronous Preset Recovery Time |  |  | 20 |  | ns |
| twL | Clock Width | LOW |  | 15 |  | ns |
| twh |  | HIGH |  | 15 |  | ns |
| fmax | Maximum Frequency (Note 3) | External Feedback | 1/(ts + tco) | 28.5 |  | MHz |
| tea | Input to Output Enable Using Product Term Control |  |  |  | 25 | ns |
| ter | Input to Output Disable Using Product Term Control |  |  |  | 25 | ns |

## Notes:

2. See Switching Test Circuit for test conditions.
3. These parameters are not $100 \%$ tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.

## SWITCHING WAVEFORMS




## Clock Width



Asynchronous Reset


16559C-10
Input to Output Disable/Enable


Synchronous Preset

## Notes:

1. $V_{T}=1.5 \mathrm{~V}$.
2. Input pulse amplitude 0 V to 3.0 V .
3. Input rise and fall times $2 n s-4$ ns typical.

## KEY TO SWITCHING WAVEFORMS

INPUTS \begin{tabular}{l}
OUTPUTS <br>
Must be <br>
Steady

$\quad$

Will be <br>
Steady
\end{tabular}

## SWITCHING TEST CIRCUIT



| Specification | S1 | CL | Commercial |  | Measured Output Value |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | R1 | R2 |  |
| tpd, tco | Closed | 50 pF | $300 \Omega$ | All except -7: $390 \Omega$ | 1.5 V |
| tea | $\mathrm{Z} \rightarrow \mathrm{H}$ : Open <br> Z $\rightarrow$ L: Closed |  |  |  | 1.5 V |
| ter | $\mathrm{H} \rightarrow \mathrm{Z}$ : Open <br> $\mathrm{L} \rightarrow \mathrm{Z}$ : Closed | 5 pF |  | $\begin{gathered} -7: \\ 300 \Omega \end{gathered}$ | $\begin{aligned} & \mathrm{H} \rightarrow \mathrm{Z}: \mathrm{VOH}-0.5 \mathrm{~V} \\ & \mathrm{~L} \rightarrow \mathrm{Z}: \mathrm{VOL}+0.5 \mathrm{~V} \end{aligned}$ |

MEASURED SWITCHING CHARACTERISTICS for the PAL22V10-10
$\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=75^{\circ} \mathrm{C}$ (Note 1)

tpd vs. Number of Outputs Switching

tpD vs. Load Capacitance

Note:

1. These parameters are not $100 \%$ tested, but are evaluated at initial characterization and at any time the design is modified where tPD may be affected.


Typical Output

## POWER-UP RESET

The power-up reset feature ensures that all flip-flops will be reset to LOW after the device has been powered up. The output state will depend on the programmed pattern. This feature is valuable in simplifying state machine initialization. A timing diagram and parameter table are shown below. Due to the synchronous operation of the power-up reset and the wide range of ways $\mathrm{V}_{\mathrm{cc}}$
can rise to its steady state, two conditions are required to ensure a valid power-up reset. These conditions are:

- The $\mathrm{V}_{\mathrm{cc}}$ rise must be monotonic.
- Following reset, the clock input must not be driven from LOW to HIGH until all applicable input and feedback setup times are met.

| Parameter <br> Symbol | Parameter Description | Max | Unit |
| :---: | :--- | :---: | :---: |
| tpR | Power-up Reset Time | 1000 | ns |
| ts | Input or Feedback Setup Time | See Switching <br> Characteristics |  |
| twL | Clock Width LOW |  |  |



Power-Up Reset Waveform

