MOTOROLA SEMICONDUCTOR TECHNICAL DATA

1-of-8 Decoder/Demultiplexer High-Performance Silicon-Gate CMOS

The MC54/74HC138 is identical in pinout to the LS138. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

The HC138 decodes a three-bit Address to one-of-eight active-low outputs. This device features three Chip Select inputs, two active-low and one active-high to facilitate the demultiplexing, cascading, and chip-selecting functions. The demultiplexing function is accomplished by using the Address inputs to select the desired device output; one of the Chip Selects is used as a data input while the other Chip Selects are held in their active states.

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 116 FETs or 29 Equivalent Gates

LOGIC DIAGRAM <u> 15</u> 14 Address Y1 13 Y2 12 Active-Low Outputs 11 10 **Y**5 Y6 Chip-Pin 16 \simeq V_{CC} Pin 8 = GND

MC54/74HC138



J SUFFIX CERAMIC CASE 620-09



N SUFFIX PLASTIC CASE 648-06




D SUFFIX SOIC CASE 751B-03

ORDERING INFORMATION

MC74HCXXXN MC54HCXXXJ MC74HCXXXD Plastic Ceramic SOIC

 $T_A = -55^{\circ}$ to 125°C for all packages. Dimensions in Chapter 7.



FUNCTION TABLE

	Inputs				Outputs								
CS1	ÇS2	CS3	A2	A1	ΑO	YO	Y1	Y2	Y3	Y4	Y 5	Y6	Y7
X	Х	Н	х	х	Х	н	Н	Н	Н	Н	Н	н	Н
X	Н	Х	Х	Х	Х	н	Н	Н	Н	Н	Н	Н	Н
L	Х	Х	Х	X	Х	H	Н	Н	Н	Н	Н	Н	Н
Н	L	L	L	L	L	L	Н	Н	Н	Н	Н	Н	н
H	L	L	L	L	Н	н	L	Н	Н	Н	Н	Н	н
l H	L	L	L	Н	L	Н	Н	L	Н	Н	Н	Н	н
H	L	L	L	Н	Н	Ξ	н	Н	L	Н	Н	Н	<u>H</u>
H	L	L	Η	L	٦	Η	Н	Н	Н	L	Н	н	Н
H	L	L	н	L	Н	н	Н	Н	Н	Н	L	н	Η
H	L	L	Н	н	L	Н	Н	Н	н	Н	Н	L	н
H	L	L	Н	Н	Н	Н	<u>H</u>	H	Н	Н	Н	н	L

H = high level (steady state)

L=low level (steady state)

X = don't care

MOTOROLA HIGH-SPEED CMOS LOGIC DATA

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	
Vin	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	v
Vout	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	
lin	DC Input Current, per Pin	±20	mA
lout	DC Output Current, per Pin	±25	mA
Icc	DC Supply Current, V _{CC} and GND Pins	±50	mA
PD	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package†	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
T _L .	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

DE

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND≤(V_{in} or V_{out})≤V_{CC}. Unused inputs must always be tied

to an appropriate logic voltage level (e.g., either GND or VCC). Unused outputs must be left open.

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)		2.0	6.0	v
Vin, Vout	DC Input Voltage, Output Voltage (Referenced to GND)		0	Vcc	v
TA	Operating Temperature, All Package Types			+ 125	°C
t _r , t _f	(Figure 2)	CC=2.0 V CC=4.5 V CC=6.0 V	0 0 0	1000 500 400	ns

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

			V _{CC}	Gu				
Symbol	Parameter	Test Con		25°C to -55°C	≤85°C	≤125°C	Unit	
V _{IH}	Minimum High-Level Input Voltage	V _{out} =0.1 V or V _{CC} −0.1 V l _{out} ≤20 μA		2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	٧
V _{IL}	Maximum Low-Level Input Voltage	V _{out} =0.1 V or V _{CC} l _{out} ≤20 μA	-0.1 V	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	٧
VOH	Minimum High-Level Output Voltage	V _{in} =V _{IH} or V _{IL} I _{out} ≤20 μA		2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
	·	V _{in} =V _{IH} or V _{IL}	l _{out} ≤4.0 mA l _{out} ≤5.2 mA	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
VOL	Maximum Low-Level Output Voltage	V _{in} =V _{IH} or V _{IL} l _{out} ≤20 μA		2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
		Vin=VIH or VIL	I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
lin	Maximum Input Leakage Current	Vin=VCC or GND		6.0	±0.1	±1.0	±1.0	μΑ
lcc	Maximum Quiescent Supply Current (per Package)	V _{in} =V _{CC} or GND I _{out} =0 μA		6.0	8	80	160	μA

NOTE: Information on typical parametric values can be found in Chapter 4.

MOTOROLA HIGH-SPEED CMOS LOGIC DATA

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

†Derating — Plastic DIP: -10 mW/°C from 65° to 125°C

Ceramic DIP: -10 mW/°C from 100° to 125°C

SOIC Package: -7 mW/°C from 65° to 125°C

MC54/74HC138

T-ble-21-55

AC ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_f = t_f = 6 \text{ ns}$)

		.,	Gui			
Symbol	Parameter	Vcc	25°C to -55°C	≤85°C	≤125°C	Unit
tPLH	Maximum Propagation Delay, Input A to Output Y (Figures 1 and 4)	2.0 4.5 6.0	150 30 26	190 38 33	225 45 38	ns
[†] PHL		2.0 4.5 6.0	200 40 34	250 50 43	300 60 51	
t _{PLH} , t _{PHL}	Maximum Propagation Delay, CS1 to Output Y (Figures 2 and 4)	2.0 4.5 6.0	150 30 26	190 38 33	225 45 38	ns
tPLH	Maximum Propagation Delay, CS2 or CS3 to Output Y (Figures 3 and 4)	2.0 4.5 6.0	150 30 26	190 38 33	225 45 38	ns
^t PHL		2.0 4.5 6.0	175 35 30	220 44 37	265 53 45	
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 2 and 4)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
Cin	Maximum Input Capacitance	_	10	10	10	pF

NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 4.
 2. Information on typical parametric values can be found in Chapter 4.

Γ	Power Dissipation Capacitance (Per Package)	Typical @ 25°C, V _{CC} =5.0 V	
	Used to determine the no-load dynamic power consumption: PD = CPD VCC ² f + ICC VCC	55	pF
1	For load considerations, see Chapter 4.	•	μ.

SWITCHING WAVEFORMS






FIGURE 2




FIGURE 3





FIGURE 4 - TEST CIRCUIT



MOTOROLA HIGH-SPEED CMOS LOGIC DATA

T-66-21-55

MC54/74HC138

PIN DESCRIPTIONS

ADDRESS INPUTS

AO, A1, A2 (PINS 1, 2, 3) — Address inputs. These inputs, when the chip is selected, determine which of the eight outputs is active-

CONTROL INPUTS


CS1, CS2, CS3 (PINS 6, 4, 5) — Chip select inputs. For CS1 at a high level and CS2, CS3 at a low level, the chip is selected and the

outputs follow the Address inputs. For any other combination of CS1, CS2, and CS3, the outputs are at a logic high.

OUTPUTS

YO-Y7 (PINS 15, 14, 13, 12, 11, 10, 9, 7) — Active-low Decoded outputs. These outputs assume a low level when addressed and the chip is selected. These outputs remain high when not addressed or the chip is not selected.

EXPANDED LOGIC DIAGRAM



.5

MOTOROLA HIGH-SPEED CMOS LOGIC DATA