## Advance Information 5 Volt Only Driver/Receiver EIA-232-E and CCITT V. 28

The MC145407 is a silicon-gate CMOS IC that combines three drivers and three receivers to fulfill the electrical specifications of EIA-232-E and CCITT V. 28 while operating from a single +5 V power supply. A voltage doubler and inverter convert the +5 V to $\pm 10 \mathrm{~V}$. This is accomplished through an on-board 20 kHz oscillator and four inexpensive external electrolytic capacitors. The three drivers and three receivers of the MC145407 are virtually identical to those of the MC145406. Therefore, for applications requiring more than three drivers and/or three receivers, an MC145406 can be powered from an MC145407, since the MC145407 charge pumps have been designed to guarantee $\pm 5 \mathrm{~V}$ at the output of up to six drivers. Thus, the MC145407 provides a high-performance, low-power, stand-alone solution or, with the MC145406, a + 5 V only, high-performance two-chip solution.

## Drivers

- $\pm 7.5$ V Output Swing
- $300 \Omega$ Power-Off Impedance
- Output Current Limiting
- TTL and CMOS Compatible Inputs
- Slew Rate Range Limited from $4 \mathrm{~V} / \mu \mathrm{s}$ to $30 \mathrm{~V} / \mu \mathrm{s}$


## Receivers

-     + 25 V Input Range
- 3 to $7 \mathrm{k} \Omega$ Input Impedance
- 0.8 V Hysteresis for Enhanced Noise Immunity


## Charge Pumps

- +5 V to $\pm 10 \mathrm{~V}$ Dual Charge Pump Architecture
- Supply Outputs Capable of Driving Three On-Chip Drivers and Three Drivers on the MC145406 Simultaneously
- Requires Four Inexpensive Electrolytic Capacitors
- On-Chip 20 kHz Oscillator


## MC145407



FUNCTION DIAGRAM


MAXIMUM RATINGS (Voltage polarities referenced to GND)

| Rating | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: |
| DC Supply Voltages | $\mathrm{V}_{\mathrm{CC}}$ | -0.5 to +6.0 | V |
| Input Voltage Range <br> Rx1 - Rx3 Inputs DI1 - DI3 Inputs | $\mathrm{V}_{\mathrm{IR}}$ | $\begin{gathered} V_{S S}-15 \text { to } V_{D D}+15 \\ -0.5 \text { to }\left(V_{C C}+0.5\right) \end{gathered}$ | V |
| DC Current per Pin | 1 | $\pm 100$ | mA |
| Power Dissipation | $\mathrm{PD}_{\mathrm{D}}$ | 1 | W |
| Operating Temperature Range | $\mathrm{T}_{\text {A }}$ | -40 to + 85 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $\mathrm{T}_{\text {stg }}$ | -85 to + 150 | ${ }^{\circ} \mathrm{C}$ |

This device contains protection circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation, it is recommended that the voltages at the DI and DO pins be constrained to the range $\mathrm{GND} \leq \mathrm{V}_{\mathrm{DI}} \leq \mathrm{V}_{\mathrm{CC}}$ and $\mathrm{GND} \leq \mathrm{V}_{\mathrm{DO}} \leq \mathrm{V}_{\mathrm{CC}}$. Also, the voltage at the $R x$ pin should be constrained to ( $V_{S S}$ $-15 \mathrm{~V}) \leq \mathrm{V}_{\mathrm{Rx} 1}-\mathrm{Rx} 3 \leq\left(\mathrm{V}_{\mathrm{DD}}+15 \mathrm{~V}\right)$, and Tx should be constrained to $\mathrm{V}_{\mathrm{SS}} \leq \mathrm{V}_{\mathrm{Tx} 1}-\mathrm{Tx} 3$ $\leq \mathrm{V}_{\mathrm{DD}}$.

Unused inputs must always be tied to appropriate logic voltage level (e.g., GND or $\mathrm{V}_{\mathrm{CC}}$ for DI , and GND for Rx).

DC ELECTRICAL CHARACTERISTICS (All polarities referenced to GND $=0 \mathrm{~V} ; \mathrm{C} 1, \mathrm{C} 2, \mathrm{C} 3, \mathrm{C} 4=10 \mu \mathrm{~F} ; \mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$ )

\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{Parameter} \& Symbol \& Min \& Typ \& Max \& Unit <br>
\hline DC Supply Voltage \& \& $\mathrm{V}_{\mathrm{CC}}$ \& 4.5 \& 5 \& 5.5 \& V <br>
\hline Quiescent Supply Current (Outputs unloaded, inputs low) \& \& ICC \& - \& 1.2 \& 3.0 \& mA <br>
\hline Output Voltage \& $$
\begin{aligned}
\hline \text { load } & =0 \mathrm{~mA} \\
l_{\text {load }} & =5 \mathrm{~mA} \\
\mathrm{I}_{\text {load }} & =10 \mathrm{~mA} \\
\mathrm{I}_{\text {load }} & =0 \mathrm{~mA} \\
\mathrm{I}_{\text {load }} & =5 \mathrm{~mA} \\
I_{\text {load }} & 10 \mathrm{~m}
\end{aligned}
$$ \& VDD

$V_{S S}$ \& $$
\begin{gathered}
\hline 8.5 \\
7.5 \\
6 \\
\hline-8.5 \\
-7.5 \\
-6
\end{gathered}
$$ \& 10

9.5
9
-10
-9.2
-8.6 \& 11
-
-11

- \& V <br>
\hline
\end{tabular}


## RECEIVER ELECTRICAL SPECIFICATIONS

(Voltage polarities referenced to $\mathrm{GND}=0 \mathrm{~V} ; \mathrm{V} \mathrm{CC}=+5 \mathrm{~V} \pm 10 \%$; $\mathrm{C} 1, \mathrm{C} 2, \mathrm{C} 3, \mathrm{C} 4=10 \mu \mathrm{~F} ; \mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$ )

| Characteristic |  | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Turn-on Threshold $\mathrm{V}_{\mathrm{DO}}-\mathrm{DO} 3=\mathrm{V}_{\mathrm{OL}}$ | Rx1-Rx3 | $V_{\text {on }}$ | 1.35 | 1.8 | 2.35 | V |
| Input Turn-off Threshold $\mathrm{V}_{\mathrm{DO} 1}-\mathrm{DO} 3=\mathrm{V}_{\mathrm{OH}}$ | Rx1-Rx3 | $\mathrm{V}_{\text {off }}$ | 0.75 | 1.0 | 1.25 | V |
| Input Threshold Hysteresis ( $\mathrm{V}_{\text {on }}-\mathrm{V}_{\text {off }}$ ) | Rx1-Rx3 | $V_{\text {hys }}$ | 0.6 | 0.8 | - | V |
| Input Resistance | Rx1-Rx3 | $\mathrm{R}_{\text {in }}$ | 3.0 | 5.4 | 7.0 | k $\Omega$ |
| $\begin{aligned} & \text { High-Level Output Voltage } \\ & \mathrm{V}_{\mathrm{Rx} \times 1}-\mathrm{Rx3}=-3 \mathrm{~V} \text { to }-25 \mathrm{~V} \\ & \mathrm{IOH}=-20 \mu \mathrm{~A} \\ & \mathrm{IOH}=-1 \mathrm{~mA} \end{aligned}$ | DO1-DO3 | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & V_{C C}-0.1 \\ & V_{C C}-0.7 \end{aligned}$ |  | - | V |
| Low-Level Output Voltage $\begin{aligned} & V_{R \times 1}-R \times 3=+3 \mathrm{~V} \text { to }+25 \mathrm{~V} \\ & \mathrm{OL}=+20 \mu \mathrm{~A} \\ & \mathrm{OL}=+1.6 \mathrm{~mA} \end{aligned}$ | DO1 - DO3 | V OL |  | $\begin{gathered} 0.01 \\ 0.5 \end{gathered}$ | $\begin{aligned} & 0.1 \\ & 0.7 \end{aligned}$ | V |

DRIVER ELECTRICAL SPECIFICATIONS
(Voltage polarities referenced to $\mathrm{GND}=0 \mathrm{~V}: \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 10 \%$; C1, C2, C3, C4 $=10 \mu \mathrm{~F} ; \mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$ )

| Characteristic |  | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Digital Input Voltage Logic 0 Logic 1 | $\mathrm{DI} 1-\mathrm{DI} 3$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{IH}} \end{aligned}$ | 2.0 | - |  | V |
| Input Current $\mathrm{GND} \leq \mathrm{V}_{\mathrm{DI} 1}-\mathrm{DI} 3 \leq \mathrm{V}_{\mathrm{CC}}$ | DI1 - DI3 | 1 in | - | - | $\pm 1.0$ | $\mu \mathrm{A}$ |
| Output High Voltage $\mathrm{V}_{\mathrm{DI} 1}-\mathrm{DI} 3=\operatorname{Logic} 0, \mathrm{R}_{\mathrm{L}}=3.0 \mathrm{k} \Omega$ | $\begin{gathered} \mathrm{T} \times 1-\mathrm{T} \times 3 \\ \mathrm{~T} \times 1-\mathrm{T} \times 6^{*} \end{gathered}$ | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & \hline 6 \\ & 5 \end{aligned}$ | $\begin{aligned} & 7.5 \\ & 6.5 \end{aligned}$ | - | V |
| Output Low Voltage $\mathrm{V}_{\mathrm{DI} 1}-\mathrm{DI} 3=\text { Logic } 1, \mathrm{R}_{\mathrm{L}}=3.0 \mathrm{k} \Omega$ | $\begin{gathered} \mathrm{T} \times 1-\mathrm{T} \times 3 \\ \mathrm{~T} \times 1-\mathrm{T} \times 6^{*} \end{gathered}$ | $\mathrm{V}_{\mathrm{OL}}$ | $\begin{aligned} & -6 \\ & -5 \end{aligned}$ | $\begin{aligned} & \hline-7.5 \\ & -6.5 \end{aligned}$ | - | V |
| Off Source Impedance (Figure 1) | Tx1 - Tx3 | $\mathrm{Z}_{\text {off }}$ | 300 | - | - | $\Omega$ |
| Output Short-Circuit Current $\mathrm{V}_{\mathrm{CC}}=+5.5 \mathrm{~V}$ | Tx1 - Tx3 Tx1 - Tx3 shorted to GND** $\mathrm{Tx} 1-\mathrm{Tx} 3$ shorted to $\pm 15 \mathrm{~V}^{* * *}$ | ISC | - | - | $\begin{gathered} \pm 60 \\ \pm 100 \end{gathered}$ | mA |

*Specifications for an MC145407 powering an MC145406 with three additional drivers/receivers.
** Specification is for one Tx output pin to be shorted at a time. Should all three driver outputs be shorted simultaneously, device power dissipation limits could be exceeded.
*** This condition could exceed package limitations.
SWITCHING CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 10 \%\right.$; C1, C2, C3, C4 $=10 \mu \mathrm{~F} ; \mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$; See Figures 2 and 3)

| Characteristic |  | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Drivers |  |  |  |  |  |  |
| ```Propagation Delay Time Low-to-High \(R_{L}=3 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}\) or 2500 pF``` | Tx1-Tx3 | ${ }_{\text {tPLH }}$ | - | 0.5 | 1 | $\mu \mathrm{s}$ |
| $\begin{aligned} & \text { High-to-Low } \\ & \mathrm{R}_{\mathrm{L}}=3 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \text { or } 2500 \mathrm{pF} \end{aligned}$ |  | tPHL | - | 0.5 | 1 |  |
| Output Slew Rate Minimum Load: $R_{L}=7 \mathrm{k} \Omega, C_{L}=0 \mathrm{pF}$ | Tx1-Tx3 | SR | - | 9.0 | $\pm 30$ | V/us |
|  |  |  | 4.0 | - | - |  |

Receivers ( $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ )

| Propagation Delay Time Low-to-High | DO1 - DO3 | tPLH | - | - | 1 | $\mu \mathrm{s}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| High-to-Low |  | tPHL | - | - | 1 |  |
| Output Rise Time | DO1 - DO3 | $\mathrm{t}_{\mathrm{r}}$ | - | 250 | 400 | ns |
| Output Fall Time | DO1 - DO3 | $t_{f}$ | - | 40 | 100 | ns |



Figure 1. Power-Off Source Resistance


Figure 2. Switching Characteristics

DRIVERS


Figure 3. Slew Rate Characterization

## PIN DESCRIPTIONS

## VCC <br> Digital Power Supply (Pin 19)

The digital supply pin, which is connected to the logic power supply. This pin should have a $0.33 \mu \mathrm{~F}$ capacitor to ground.

## GND <br> Ground (Pin 2)

Ground return pin is typically connected to the signal ground pin of the EIA-232-E connector (Pin 7) as well as to the logic power supply ground.

## VDD <br> Positive Power Supply (Pin 17)

This is the positive output of the on-chip voltage doubler and the positive power supply input of the driver/receiver sections of the device. This pin requires an external storage capacitor to filter the $50 \%$ duty cycle voltage generated by the charge pump.

## VSS <br> Negative Power Supply (Pin 4)

This is the negative output of the on-chip voltage doubler/ inverter and the negative power supply input of the driver/receiver sections of the device. This pin requires an external storage capacitor to filter the $50 \%$ duty cycle voltage generated by the charge pump.

## C2+, C2-, C1-, C1+

## Voltage Doubler and Inverter (Pins 1, 3, 18, 20)

These are the connections to the internal voltage doubler and inverter, which generate the $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{SS}}$ voltages.

## Rx1, Rx2, Rx3 <br> Receive Data Input (Pins 5, 7, 9)

These are the EIA-232-E receive signal inputs. A voltage between +3 and +25 V is decoded as a space and causes the corresponding DO pin to swing to ground ( 0 V ). A voltage between -3 and -25 V is decoded as a mark, and causes the DO pin to swing up to $\mathrm{V}_{\mathrm{CC}}$.

## DO1, DO2, DO3 <br> Data Output (Pins 16, 14, 12)

These are the receiver digital output pins, which swing from $V_{\mathrm{CC}}$ to GND. Each output pin is capable of driving one LSTTL input load.

```
DI1, DI2, DI3
Data Input (Pins 15, 13, 11)
```

These are the high impedance digital input pins to the drivers. Input voltage levels on these pins must be between $\mathrm{V}_{\mathrm{CC}}$ and GND.

Tx1, Tx2, Tx3
Transmit Data Output (Pins 6, 8, 10)
These are the EIA-232-E transmit signal output pins, which swing toward VDD and VSS. A logic 1 at a DI input causes the corresponding Tx output to swing toward $\mathrm{V}_{\mathrm{SS}}$. A logic 0 causes the output to swing toward VDD. The actual levels and slew rate achieved will depend on the output loading ( $\left.R_{L} \| C_{L}\right)$.

## APPLICATIONS INFORMATION <br> ESD CONSIDERATIONS

ESD protection on IC devices that have their pins accessible to the outside world is essential. High static voltages applied to the pins when someone touches them either directly or indirectly can cause damage to gate oxides and transistor junctions by coupling a portion of the energy from the I/O pin to the power supply busses of the IC. This coupling will usually occur through the internal ESD protection diodes. The key to protecting the IC is to shunt as much of the energy to ground as possible before it enters the IC. Figure 7 shows a technique which will clamp the ESD voltage at approximately +15 V using the MMBZ15VDLT1. Any residual voltage which appears on the supply pins is shunted to ground through the $0.1 \mu \mathrm{~F}$ capacitors.

## OPERATION WITH SMALLER VALUE CHARGE PUMP CAPS

The MC145407 is characterized in the electrical tables
using $10 \mu \mathrm{~F}$ charge pump caps to illustrate its capability in driving a companion MC145406 or MC145403. If there is no requirement to support a second interface device and/or the charge pump is not being used to power any other components, the MC145407 is capable of complying with EIA-232-E and V. 28 with smaller value charge pump caps. Table 1 summarizes driver performance with both $2.2 \mu \mathrm{~F}$ and $1.0 \mu \mathrm{~F}$ charge pump caps.

Table 1. Typical Performance

| Parameter | $\mathbf{2 . 2 ~ \mu \mathbf { F }}$ | $\mathbf{1 . 0} \boldsymbol{\mu \mathbf { F }}$ |
| :--- | :---: | :---: |
| $\mathrm{Tx} \mathrm{V}_{\mathrm{OH}}$ @ $25^{\circ} \mathrm{C}$ | 7.3 | 7.2 |
| $\mathrm{Tx} \mathrm{V}_{\mathrm{OH}}$ @ $85^{\circ} \mathrm{C}$ | 7.2 | 7.1 |
| $\mathrm{Tx} \mathrm{V}_{\mathrm{OL}} @ 25^{\circ} \mathrm{C}$ | -6.5 | -6.4 |
| $\mathrm{~T} \times \mathrm{V}_{\mathrm{OL}} @ 85^{\circ} \mathrm{C}$ | -6.1 | -6.0 |
| Tx Slew Rate @ $25^{\circ} \mathrm{C}$ | $8.0 \mathrm{~V} / \mu \mathrm{s}$ | $8.0 \mathrm{~V} / \mu \mathrm{s}$ |
| Tx Slew Rate @ $85^{\circ} \mathrm{C}$ | $7.0 \mathrm{~V} / \mu \mathrm{s}$ | $7.0 \mathrm{~V} / \mu \mathrm{s}$ |



Figure 4. 5 V, 300 Baud Modem with EIA-232-E Interface


Figure 5. MC145406/MC145407 5 V Only Solution for up to Six EIA-232-E Drivers and Receivers


Figure 6. Two Supply Configuration (MC145407 Generates VSS Only)


Figure 7. ESD Protection Scheme

## PACKAGE DIMENSIONS

P SUFFIX
PLASTIC DIP
CASE 738-03


NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.
4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.

| DIM | INCHES |  | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| A | 1.010 | 1.070 | 25.66 | 27.17 |
| B | 0.240 | 0.260 | 6.10 | 6.60 |
| C | 0.150 | 0.180 | 3.81 | 4.57 |
| D | 0.015 | 0.022 | 0.39 | 0.55 |
| E | 0.050 BSC |  | 1.27 BSC |  |
| F | 0.050 | 0.070 | 1.27 | 1.77 |
| G | 0.100 BSC |  | 2.54 BSC |  |
| J | 0.008 | 0.015 | 0.21 | 0.38 |
| K | 0.110 | 0.140 | 2.80 | 3.55 |
| L | 0.300 BSC |  | 7.62 BSC |  |
| M | $0^{\circ}$ | $15^{\circ}$ | $0^{\circ}$ | $15^{\circ}$ |
| N | 0.020 | 0.040 | 0.51 | 1.01 |



NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.150 (0.006) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.13 (0.005) TOTAL IN EXCESS OF D DIMENSION AT MAXIMUM MATERIAL CONDITION.

| DIM | MILLIMETERS |  | INCHES |  |
| :---: | ---: | ---: | ---: | ---: |
|  | MIN |  | MAX | MIN |
| A | 12.65 | 12.95 | 0.499 | 0.510 |
| B | 7.40 | 7.60 | 0.292 | 0.299 |
| C | 2.35 | 2.65 | 0.093 | 0.104 |
| D | 0.35 | 0.49 | 0.014 | 0.019 |
| F | 0.50 | 0.90 | 0.020 |  |
| G | 1.27 BSC |  | 0.050 |  |
| J | 0.25 | 0.32 | 0.010 | 0.012 |
| K | 0.10 | 0.25 | 0.004 | 0.009 |
| M | $0{ }^{\circ}$ | $7{ }^{\circ}$ | $0{ }^{\circ}$ | $7^{\circ}$ |
| P | 10.05 | 10.55 | 0.395 | 0.415 |
| R | 0.25 | 0.75 | 0.010 | 0.029 |

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and $\boldsymbol{4}$ are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:
USA/EUROPE: Motorola Literature Distribution;
P.O. Box 20912; Phoenix, Arizona 85036. 1-800-441-2447

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE (602) 244-6609
INTERNET: http://Design-NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, Toshikatsu Otsuki,
6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-3521-8315
HONG KONG: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298

