# INTEGRATED CIRCUITS

# DATA SHEET

# LM124/224/324/324A/ SA534/LM2902

Low power quad op amps

Product data Supersedes data of 2002 Jul 12 2003 Sep 19







Philips Semiconductors Product data

# Low power quad op amps

# LM124/224/324/324A/ SA534/LM2902

#### **DESCRIPTION**

The LM124/SA534/LM2902 series consists of four independent, high-gain, internally frequency-compensated operational amplifiers designed specifically to operate from a single power supply over a wide range of voltages.

## **UNIQUE FEATURES**

In the linear mode, the input common-mode voltage range includes ground and the output voltage can also swing to ground, even though operated from only a single power supply voltage.

The unity gain crossover frequency and the input bias current are temperature-compensated.

#### **FEATURES**

- Internally frequency-compensated for unity gain
- Large DC voltage gain: 100 dB
- Wide bandwidth (unity gain): 1 MHz (temperature-compensated)
- Wide power supply range Single supply: 3 V<sub>DC</sub> to 30 V<sub>DC</sub> or dual supplies: ±1.5 V<sub>DC</sub> to ±15 V<sub>DC</sub>
- Very low supply current drain: essentially independent of supply voltage (1 mW/op amp at +5 V<sub>DC</sub>)
- Low input biasing current: 45 nA<sub>DC</sub> (temperature-compensated)
- Low input offset voltage: 2 mV<sub>DC</sub> and offset current: 5 nA<sub>DC</sub>
- Differential input voltage range equal to the power supply voltage
- Large output voltage: 0V<sub>DC</sub> to V<sub>CC</sub>-1.5 V<sub>DC</sub> swing

#### **PIN CONFIGURATION**




Figure 1. Pin configuration.

## ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE	DWG #
14-Pin Plastic Dual In-Line Package (DIP)	−55° C to +125 °C	LM124N	SOT27-1
14-Pin Plastic Small Outline (SO) Package	−25 °C to +85 °C	LM224D	SOT108-1
14-Pin Plastic Dual In-Line Package (DIP)	−25 °C to +85 °C	LM224N	SOT27-1
14-Pin Plastic Small Outline (SO) Package	0 °C to +70 °C	LM324AD	SOT108-1
14-Pin Plastic Dual In-Line Package (DIP)	0 °C to +70 °C	LM324AN	SOT27-1
14-Pin Plastic Small Outline (SO) Package	0 °C to +70 °C	LM324D	SOT108-1
14-Pin Plastic Thin Shrink Small Outline Package (TSSOP)	0 °C to +70 °C	LM324DH	SOT402-1
14-Pin Plastic Dual In-Line Package (DIP)	0 °C to +70 °C	LM324N	SOT27-1
14-Pin Plastic Small Outline (SO) Package	-40 °C to +85 °C	SA534D	SOT108-1
14-Pin Plastic Dual In-Line Package (DIP)	-40 °C to +85 °C	SA534N	SOT27-1
14-Pin Plastic Small Outline (SO) Package	−40 °C to +125 °C	LM2902D	SOT108-1
14-Pin Plastic Thin Shrink Small Outline Package (TSSOP)	−40 °C to +125 °C	LM2902DH	SOT402-1
14-Pin Plastic Dual In-Line Package (DIP)	-40 °C to +125 °C	LM2902N	SOT27-1

2003 Sep 19 2

# LM124/224/324/324A/ SA534/LM2902

## **ABSOLUTE MAXIMUM RATINGS**

SYMBOL	PARAMETER	RATING	UNIT
V <sub>CC</sub>	Supply voltage	32 or ±16	V <sub>DC</sub>
V <sub>IN</sub>	Differential input voltage	32	V <sub>DC</sub>
V <sub>IN</sub>	Input voltage	-0.3 to +32	V <sub>DC</sub>
P <sub>D</sub>	Maximum power dissipation, T <sub>amb</sub> = 25 °C (still-air) <sup>1</sup> N package D package DH package	1420 1040 762	mW mW mW
	Output short-circuit to GND one amplifier <sup>2</sup> $V_{CC}$ < 15 $V_{DC}$ and $T_{amb}$ = 25 °C	Continuous	
I <sub>IN</sub>	Input current (V <sub>IN</sub> < -0.3 V) <sup>3</sup>	50	mA
T <sub>amb</sub>	Operating ambient temperature range LM324/324A LM224 SA534 LM2902 LM124	0 to +70 -25 to +85 -40 to +85 -40 to +125 -55 to +125	လ် လိ လိ လိ လိ
T <sub>stg</sub>	Storage temperature range	-65 to +150	°C
T <sub>sld</sub>	Lead soldering temperature (10 sec max)	230	°C

#### NOTES:

1. Derate above 25  $^{\circ}\text{C}$  at the following rates:

N package at 11.4 mW/°C

D package at 8.3 mW/°C

DH package at 6.1mW/°C

- Short-circuits from the output to V<sub>CC</sub>+ can cause excessive heating and eventual destruction. The maximum output current is approximately 40 mA, independent of the magnitude of V<sub>CC</sub>. At values of supply voltage in excess of +15 V<sub>DC</sub> continuous short-circuits can exceed the power dissipation ratings and cause eventual destruction.
   This input current will only exist when the voltage at any of the input leads is driven negative. It is due to the collector-base junction of the input PNP transistors becoming forward biased and thereby acting as input bias clamps. In addition, there is also lateral NPN parasitic
- transistor action on the IC chip. This action can cause the output voltages of the op amps to go to the V+ rail (or to ground for a large overdrive) during the time that the input is driven negative.

2003 Sep 19

## DC ELECTRICAL CHARACTERISTICS

 $V_{CC}$  = 5 V;  $T_{amb}$  = 25  $^{\circ}C,$  unless otherwise specified.

CVMDOL	DADAMETED	TEST COMPLITIONS	L	M124/LI	V1224	LM32	24/SA534	1/LM2902	UNIT
SYMBOL	PARAMETER	TEST CONDITIONS	Min	Тур	Max	Min	Тур	Max	UNII
\ /	Offeet valte se 1	$R_S = 0 \Omega$		±2	±5		±2	±7	\/
$V_{OS}$	Offset voltage <sup>1</sup>	$R_S = 0 \Omega$ , over temp.			±7			±9	m∨
ΔV <sub>OS</sub> /ΔT	Temperature drift	$R_S = 0 \Omega$ , over temp.		7			7		μV/°C
	Innut augrant?	l <sub>IN</sub> (+) or l <sub>IN</sub> (–)		45	150		45	250	Λ
BIAS	Input current <sup>2</sup>	I <sub>IN</sub> (+) or I <sub>IN</sub> (-), over temp.		40	300		40	500	nA
ΔΙ <sub>ΒΙΑS</sub> /ΔΤ	Temperature drift	Over temp.		50			50		pA/°C
1	Offset current	I <sub>IN</sub> (+)-I <sub>IN</sub> (-)		±3	±30		±5	±50	nA
los	Onset current	$I_{IN}(+)-I_{IN}(-)$ , over temp.			±100			±150	IIA
ΔI <sub>OS</sub> /ΔT	Temperature drift	Over temp.		10			10		pA/°C
\/ ·	Common-mode voltage	V <sub>CC</sub> ≤ 30 V	0		V <sub>CC</sub> -1.5	0		V <sub>CC</sub> -1.5	V
V <sub>CM</sub>	range <sup>3</sup>	$V_{CC} \le 30 \text{ V}$ ; over temp.	0		V <sub>CC</sub> -2	0		V <sub>CC</sub> -2	V
CMRR	Common-mode rejection ratio	V <sub>CC</sub> = 30 V	70	85		65	70		dB
V <sub>OUT</sub>	Output voltage swing	$R_L = 2 \text{ k}\Omega, V_{CC} = 30 \text{ V},$ over temp.	26			26			V
V <sub>OH</sub>	Output voltage high	$R_L \le 10 \text{ k}\Omega, V_{CC} = 30 \text{ V},$ over temp.	27	28		27	28		V
V <sub>OL</sub>	Output voltage low	$R_L \le 10 \text{ k}\Omega$ ; over temp.		5	20		5	20	mV
1	Cupply ourrent	$R_L = \infty$ , $V_{CC} = 30 \text{ V}$ ; over temp.		1.5	3		1.5	3	mA
Icc	Supply current	R <sub>L</sub> = ∞; over temp.		0.7	1.2		0.7	1.2	mA
Δ.		$V_{CC}$ = 15 V (for large $V_O$ swing); $R_L \ge 2 \text{ k}\Omega$	50	100		25	100		\//ma\/
A <sub>VOL</sub>	Large-signal voltage gain	$V_{CC}$ = 15 V (for large V <sub>O</sub> swing); $R_L \ge 2k \Omega$ ; over temp.	25			15			V/mV
	Amplifier-to-amplifier coupling <sup>5</sup>	f = 1 kHz to 20 kHz, input referred		-120			-120		dB
PSRR	Power supply rejection ratio	$R_S \le 0 \Omega$	65	100		65	100		dB
		$V_{IN}$ + = +1 V, $V_{IN}$ - = 0 V, $V_{CC}$ = 15 V	20	40		20	40		
	Output current source	$V_{IN}$ + = +1 V, $V_{IN}$ - = 0 V, $V_{CC}$ = 15 V, over temp.	10	20		10	20		
I <sub>OUT</sub>		$V_{IN}- = +1 \text{ V}, V_{IN}+ = 0 \text{ V},$ $V_{CC} = 15 \text{ V}$	10	20		10	20		mA
	Output current sink	$V_{IN}$ = +1 V, $V_{IN}$ + = 0 V, $V_{CC}$ = 15 V, over temp.	5	8		5	8		
		$V_{IN}-=+1 \text{ V}, V_{IN}+=0 \text{ V}, V_{O}=200 \text{ mV}$	12	50		12	50		μΑ
I <sub>SC</sub>	Short-circuit current <sup>4</sup>		10	40	60	10	40	60	mA
GBW	Unity gain bandwidth			1			1		MHz
SR	Slew rate			0.3			0.3		V/μs
V <sub>NOISE</sub>	Input noise voltage	f = 1 kHz		40			40		nV/√Hz
V <sub>DIFF</sub>	Differential input voltage <sup>3</sup>				V <sub>CC</sub>			V <sub>CC</sub>	V

2003 Sep 19

# LM124/224/324/324A/ SA534/LM2902

# Low power quad op amps

## DC ELECTRICAL CHARACTERISTICS (Continued)

 $V_{CC} = 5 \text{ V}$ ,  $T_{amb} = 25 ^{\circ}\text{C}$  unless otherwise specified.

CVMDOL	DADAMETER	TEST CONDITIONS		LM324A		LINUT
SYMBOL	PARAMETER	TEST CONDITIONS	Min	Тур	Max	UNIT
	Office to voltage 1	$R_S = 0 \Omega$		±2	±3	\/
Vos	Offset voltage <sup>1</sup>	$R_S = 0 \Omega$ , over temp.			±5	mV
ΔV <sub>OS</sub> /ΔT	Temperature drift	$R_S = 0 \Omega$ , over temp.		7	30	μV/°C
	lament annuant?	l <sub>IN</sub> (+) or l <sub>IN</sub> (–)		45	100	^
BIAS	Input current <sup>2</sup>	I <sub>IN</sub> (+) or I <sub>IN</sub> (-), over temp.		40	200	nA
ΔΙ <sub>ΒΙΑS</sub> /ΔΤ	Temperature drift	Over temp.		50		pA/°C
	Office to company	I <sub>IN</sub> (+)-I <sub>IN</sub> (-)		±5	±30	^
los	Offset current	$I_{IN}(+)-I_{IN}(-)$ , over temp.			±75	nA
ΔI <sub>OS</sub> /ΔT	Temperature drift	Over temp.		10	300	pA/°C
.,	2	V <sub>CC</sub> ≤ 30 V	0		V <sub>CC</sub> -1.5	V
$V_{CM}$	Common-mode voltage range <sup>3</sup>	$V_{CC} \le 30 \text{ V, over temp.}$	0		V <sub>CC</sub> -2	V
CMRR	Common-mode rejection ratio	V <sub>CC</sub> = 30 V	65	85		dB
V <sub>OUT</sub>	Output voltage swing					V
V <sub>OH</sub>	Output voltage high $R_L \le 10 \text{ k}\Omega$ , $V_{CC} = 30 \text{ V}$ ; over temp.		27	28		V
V <sub>OL</sub>	Output voltage low	$R_L \le 10 \text{ k}\Omega,$ over temp.		5	20	mV
		$R_L = \infty$ , $V_{CC} = 30$ V, over temp.		1.5	3	mA
Icc	Supply current	R <sub>L</sub> = ∞, over temp.		0.7	1.2	mA
		$V_{CC}$ = 15 V (for large $V_O$ swing), $R_L \ge 2 \text{ k}\Omega$	25	100		V/mV
A <sub>VOL</sub>	Large-signal voltage gain	$V_{CC}$ = 15 V (for large $V_O$ swing), $R_L \ge 2k \Omega$ , over temp.	15			V/mV
	Amplifier-to-amplifier coupling <sup>5</sup>	f = 1 kHz to 20 kHz, input referred		-120		dB
PSRR	Power supply rejection ratio	$R_S \le 0 \Omega$	65	100		dB
		V <sub>IN</sub> + = +1 V, V <sub>IN</sub> - = 0 V, V <sub>CC</sub> = 15 V	20	40		mA
	Output current source	$V_{IN}$ + = +1 V, $V_{IN}$ - = 0 V, $V_{CC}$ = 15 V, over temp.	10	20		mA
l <sub>OUT</sub>		V <sub>IN</sub> -= +1 V, V <sub>IN</sub> += 0 V, V <sub>CC</sub> = 15 V	10	20		mA
	Output current sink	$V_{IN}$ -=+1 V, $V_{IN}$ +=0 V, $V_{CC}$ =15 V, over temp.	5	8		mA
		V <sub>IN</sub> -= +1 V, V <sub>IN</sub> += 0 V, V <sub>O</sub> = 200 mV	12	50		μΑ
Isc	Short-circuit current <sup>4</sup>		10	40	60	mA
V <sub>DIFF</sub>	Differential input voltage <sup>3</sup>				V <sub>CC</sub>	V
GBW	Unity gain bandwidth			1		MHz
SR	Slew rate			0.3		V/µs
V <sub>NOISE</sub>	Input noise voltage	f = 1 kHz		40		nV/√Hz

2003 Sep 19

- 1.  $V_O \approx 1.4 \ V_{DC}$ ,  $R_S = 0 \ \Omega$  with  $V_{CC}$  from 5 V to 30 V and over full input common-mode range (0  $V_{DC}$ + to  $V_{CC}$  –1.5 V). 2. The direction of the input current is out of the IC due to the PNP input stage. This current is essentially constant, independent of the state of the output so no loading change exists on the input lines.
- 3. The input common-mode voltage or either input signal voltage should not be allowed to go negative by more than 0.3 V. The upper end of
- the common-mode voltage range is  $V_{CC}$  –1.5, but either or both inputs can go to +32 V without damage.

  4. Short-circuits from the output to  $V_{CC}$  can cause excessive heating and eventual destruction. The maximum output current is approximately 40 mA independent of the magnitude of  $V_{CC}$ . At values of supply voltage in excess of +15  $V_{DC}$ , continuous short-circuits can exceed the power dissipation ratings and cause eventual destruction. Destructive dissipation can result from simultaneous shorts on all amplifiers.
- 5. Due to proximity of external components, insure that coupling is not originating via stray capacitance between these external parts. This typically can be detected as this type of coupling increases at higher frequencies.

5

## **EQUIVALENT CIRCUIT**




Figure 2. Equivalent circuit.

#### TYPICAL PERFORMANCE CHARACTERISTICS




Figure 3. Typical Performance Characteristics

## TYPICAL PERFORMANCE CHARACTERISTICS (Continued)




Figure 4. Typical Performance Characteristics (cont.)

## TYPICAL APPLICATIONS





Figure 5. Typical Applications

# DIP14: plastic dual in-line package; 14 leads (300 mil)

SOT27-1



## DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub> min.	A <sub>2</sub> max.	b	b <sub>1</sub>	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	e <sub>1</sub>	L	ME	Мн	w	Z <sup>(1)</sup> max.
mm	4.2	0.51	3.2	1.73 1.13	0.53 0.38	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	2.2
inches	0.17	0.02	0.13	0.068 0.044	0.021 0.015	0.014 0.009	0.77 0.73	0.26 0.24	0.1	0.3	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.087


### Note

1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.

OUTLINE		EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	1330E DATE
SOT27-1	050G04	MO-001	SC-501-14			<del>99-12-27</del> 03-02-13

## SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1



## DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	Α1	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	8.75 8.55	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.010 0.004	0.057 0.049	0.01		0.0100 0.0075	0.35 0.34	0.16 0.15	0.05	0.244 0.228	0.041	0.039 0.016		0.01	0.01	0.004	0.028 0.012	0°


#### Note


1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE		EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT108-1	076E06	MS-012				<del>99-12-27</del> 03-02-19

TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm

SOT402-1





## DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	А3	bp	c	D <sup>(1)</sup>	E <sup>(2)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.72 0.38	8° 0°

#### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		EUROPEAN	ISSUE DATE				
VERSION	VERSION IEC		JEITA		PROJECTION		
SOT402-1		MO-153				<del>-99-12-27</del> 03-02-18	

Philips Semiconductors Product data

# Low power quad op amps

LM124/224/324/324A/ SA534/LM2902

#### **REVISION HISTORY**

Rev	Date	Description
_5	20030919	Product data (9397 750 12078). ECN 853-0929 30369 of 19 September 2003.
		Modifications:
		Modified Figure 2; Q10 and Q13 changed from NPN to PNP.
_4	20020712	Product data (9397 750 10172). ECN 853-0929 28616 of 12 July 2002.

#### **Data sheet status**

Level	Data sheet status [1]	Product status <sup>[2] [3]</sup>	Definitions
I	Objective data	Development	This data sheet contains data from the objective specification for product development.  Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

<sup>[1]</sup> Please consult the most recently issued data sheet before initiating or completing a design.

## **Definitions**

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### **Disclaimers**

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products—including circuits, standard cells, and/or software—described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

#### **Contact information**

For additional information please visit

http://www.semiconductors.philips.com. Fax: +31 40 27 24825

For sales offices addresses send e-mail to:

sales.addresses@www.semiconductors.philips.com

© Koninklijke Philips Electronics N.V. 2003 All rights reserved. Printed in U.S.A.

Date of release: 09-03

Document order number: 9397 750 12078

Let's make things better.

Philips Semiconductors





<sup>[2]</sup> The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

<sup>[3]</sup> For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.