

MC145436A

Advance Information


Low-Power Dual Tone Multiple Frequency Receiver

The MC145436A is a low-power and improved input sensitivity version of the MC14LC5436.


The MC145436A is a silicon gate CMOS LSI device containing the filter and decoder for detection of a pair of tones conforming to the DTMF standard with outputs in hexadecimal. Switched capacitor filter technology is used together with digital circuitry for the timing control and output circuits. The MC145436A provides excellent power line noise and dial tone rejection and is suitable for applications in central office equipment, PABX, and keyphone systems, remote control equipment and consumer telephony products.

The MC145436A offers the following performance features:

- Single + 5 V Power Supply
- Detects All 16 Standard Digits
- Uses Inexpensive 3.58 MHz Crystal
- Provides Guard Time Controls to Improve Speech Immunity
- Output in 4-Bit Hexadecimal Code
- Built-In 60 Hz and Dial Tone Rejection
- Pin Compatible with SSI-204, MC145436, and MC14LC5436
- Functional and Applicational Compatible with MC145436 and MC14LC5436



P SUFFIX
PLASTIC DIP
CASE 646




DW SUFFIX
SOG PACKAGE
CASE 751G

ORDERING INFORMATION


MC145436AP Plastic DIP
MC145436ADW SOG Package

PIN ASSIGNMENTS

PDIP




SOG



NC = NO CONNECTION

This document contains information on a new product. Specifications and information herein are subject to change without notice.

BLOCK DIAGRAM



MAXIMUM RATINGS (Voltages Referenced to GND Unless Otherwise Noted)

| Rating | Symbol | Value | Unit |
|--|-----------|---------------------------------|--------------------|
| DC Supply Voltage | V_{DD} | - 0.5 to + 6.0 | V |
| Input Voltage, Any Pin Except A_{in} | V_{in} | - 0.5 to $V_{DD} + 0.5$ | V |
| Input Voltage, A_{in} | V_{in} | $V_{DD} - 10$ to $V_{DD} + 0.5$ | V |
| DC Current Drain per Pin | I | ± 10 | mA |
| Power Dissipation | P_D | 100 | mW |
| Operating Temperature Range | T_A | - 40 to + 85 | $^{\circ}\text{C}$ |
| Storage Temperature Range | T_{stg} | - 65 to + 150 | $^{\circ}\text{C}$ |

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid applications of any voltage higher than the maximum rated voltages to this high impedance circuit.

For proper operation it is recommended that V_{in} and V_{out} be constrained to the range $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}).

ELECTRICAL CHARACTERISTICS

(All Polarities Referenced to $V_{SS} = 0\text{ V}$, $V_{DD} = 5.0\text{ V} \pm 10\%$, $T_A = -40$ to + 85 $^{\circ}\text{C}$, Unless Otherwise Noted)

| Parameter | Symbol | Min | Typ | Max | Unit |
|---|--------------------------------|-----|-----|----------------|------------------|
| DC Supply Voltage | V_{DD} | 4.5 | 5 | 5.5 | V |
| Supply Current ($f_{CLK} = 3.58\text{ MHz}$) | I_{DD} | — | 5 | 8 | mA |
| Input Current | I_{in} | — | — | 450 ± 1 | μA |
| | GT ENB, X_{in} , X_{en} | — | — | | |
| Input Voltage Low | V_{IL} | — | — | 1.5 | V |
| | ENB, GT, X_{en} | | | | |
| Input Voltage High | V_{IH} | 3.5 | — | — | V |
| | ENB, GT, X_{en} | | | | |
| I_{out} Data and DV Pins: $V_{out} = 4.5\text{ V}$ (Source) | I_{OH} | 800 | — | — | μA |
| I_{out} Data and DV Pins: $V_{out} = 0.4\text{ V}$ (Sink) | I_{OL} | 1.0 | — | — | mA |
| Input Impedance | R_{in} | 90 | 100 | — | $\text{k}\Omega$ |
| | A_{in} | | | | |
| Fanout | F_{out} | — | — | 10 | |
| | ATB | | | | |
| Input Capacitance | C_{in} | — | 6 | — | pF |
| | X_{en} , ENB | | | | |

ANALOG CHARACTERISTICS ($V_{DD} = 5.0\text{ V} \pm 10\%$, $T_A = -40$ to + 85 $^{\circ}\text{C}$, Unless Otherwise Noted)

| Parameter | Min | Typ | Max | Unit |
|---|---------------------------|-----------|-----------|------------------|
| Signal Level for Detection (A_{in}) | - 35 | — | - 2 | dBm |
| Twist = High Tone/Low Tone | - 10 | — | 10 | dB |
| Frequency Detect Bandwidth | $\pm (1.5 + 2\text{ Hz})$ | ± 2.5 | ± 3.5 | % f_O |
| 60 Hz Tolerance | — | — | 0.8 | V _{rms} |
| Dial Tone Tolerance (Note 1) (Dial Tone 330 + 440) | — | — | 0 | dB |
| Noise Tolerance (Notes 1 and 2) | — | — | - 12 | dB |
| Power Supply Noise (Wide Band) | — | — | 10 | mV p-p |
| Talk Off (Mitel Tape #CM7290) | — | 2 | — | Hits |

NOTES:


1. Referenced to lower amplitude tone.
2. Bandwidth limited (0 to 3.4 kHz) Gaussian Noise.

AC CHARACTERISTICS ($V_{DD} = 5.0\text{ V} \pm 10\%$, $T_A = -40$ to $+85^\circ\text{C}$)

| Characteristic | | Symbol | Min | Typ | Max | Unit |
|---------------------------|---------------|----------------------|-----|-----|-----|---------------|
| Tone On Time | For Detection | $TONE_{on}$ | 40 | — | — | ms |
| | For Rejection | | — | — | 20 | |
| Pause Time | For Detection | $TONE_{off}$ | 40 | — | — | ms |
| | For Rejection | | — | — | 20 | |
| Detect Time | GT = 0 | t_{det} | 22 | — | 40 | ms |
| | GT = 1 | | 32 | — | 50 | |
| Release Time | GT = 0 | t_{rel} | 28 | — | 40 | ms |
| | GT = 1 | | 18 | — | 30 | |
| Data Setup Time | | t_{su} | 7 | — | — | μs |
| Data Hold Time | | t_h | 4.2 | 4.6 | 5 | ms |
| Pulse Width | GT | $t_w(\text{GT})$ | 18 | — | — | μs |
| DV Reset Lag Time | | $t_{lag}(\text{DV})$ | — | — | 5 | ms |
| ENB High to Output DV* | | t_{EHDV} | — | 120 | 500 | ns |
| ENB Low to Output High-Z* | | t_{ELDZ} | — | 110 | 300 | ns |

* Data out: $C_L = 35\text{ pF} \parallel R_L = 500\ \Omega$.

TIMING DIAGRAM



PIN DESCRIPTIONS

VDD

Positive Power Supply (PDIP, SOG — Pin 4)

The digital supply pin, which is connected to the positive side of the power supply.

VSS

Ground (PDIP — Pin 8, SOG — Pin 9)

Ground return pin is typically connected to the system ground.

D1, D2, D4, D8

Data Output (PDIP — Pins 2, 1, 14, 13; SOG — Pins 2, 1, 16, 15)

These digital outputs provide the hexadecimal codes corresponding to the detected digit. The digital outputs become valid after a tone pair has been detected and are cleared when a valid pause is timed. See Table 1 for hexadecimal codes. These output pins are high impedance when the enable pin is at logic 0.

ENB

Enable (PDIP, SOG — Pin 3)

Outputs D1, D2, D4, D8 are enabled when ENB is at a logic 1, and high impedance (disabled) when ENB is at a logic 0.

GT

Guard Time (PDIP — Pin 5, SOG — Pin 6)

The guard time control input provides two sets of detected time and release time, both within the allowed ranges of tone on and tone off (see Figure 1). A longer tone detect time rejects signals too short to be considered valid. With GT = 1, talk off performance is improved, since it reduces the probability that tones simulated by speech will maintain signal conditions long enough to be accepted. In addition, a shorter release time reduces the probability that a pause simulated by an interrupt in speech will be detected as a valid pause. On the other hand, a shorter tone detect time with a long

Table 1. Hexadecimal Codes

| Digit | Output Code | | | |
|-------|-------------|----|----|----|
| | D8 | D4 | D2 | D1 |
| 1 | 0 | 0 | 0 | 1 |
| 2 | 0 | 0 | 1 | 0 |
| 3 | 0 | 0 | 1 | 1 |
| 4 | 0 | 1 | 0 | 0 |
| 5 | 0 | 1 | 0 | 1 |
| 6 | 0 | 1 | 1 | 0 |
| 7 | 0 | 1 | 1 | 1 |
| 8 | 1 | 0 | 0 | 0 |
| 9 | 1 | 0 | 0 | 1 |
| 0 | 1 | 0 | 1 | 0 |
| * | 1 | 0 | 1 | 1 |
| # | 1 | 1 | 0 | 0 |
| A | 1 | 1 | 0 | 1 |
| B | 1 | 1 | 1 | 0 |
| C | 1 | 1 | 1 | 1 |
| D | 0 | 0 | 0 | 0 |

release time would be appropriate for an extremely noisy environment where fast acquisition time and immunity to dropouts would be required. In general, the tone signal time generated by a telephone is 100 ms, nominal, followed by a pause of about 100 ms. A high-to-low or low-to-high transition on the GT pin resets the internal logic and the MC145436A is immediately ready to accept a new tone input. If left open, this pin is internally pulled to ground.

Xen

Oscillator Enable (PDIP — Pin 6, SOG — Pin 7)

A logic 1 on X_{en} enables the on-chip crystal oscillator. When using alternate time base from the ATB pin, X_{en} should be tied to V_{SS}.

A_{in}

Analog Input (PDIP — Pin 7, SOG — Pin 8)

This pin accepts the analog input and is internally biased so that the input signal may be ac coupled. The input may be dc coupled so long as it does not exceed the positive supply (see Figure 2).

X_{in}/X_{out}

Oscillator In and Oscillator Out (PDIP — Pins 10, 9; SOG — Pins 11, 10)

These pins connect to an internal crystal oscillator. In operation, a parallel resonant crystal is connected from X_{in} to X_{out}, as well as a 1 MΩ resistor in parallel with the crystal. When using the alternate clock source from ATB, X_{in} should be tied to V_{DD}.

ATB

Alternate Time Base (PDIP — Pin 11, SOG — Pin 12)

This pin serves as a frequency reference when more than one MC145436A is used, so that only one crystal is required for multiple MC145436As. When doing so, all ATB pins should be tied together as shown in Figure 3. When only one MC145436A is used, this pin should be left unconnected. The output frequency of ATB is 447.4 kHz.

DV

Data Valid (PDIP — Pin 12, SOG — Pin 14)

DV signals a detection by going high after a valid tone pair is sensed and decoded at output pins D1, D2, D4, D8. DV remains high until a loss of the current DTMF signal occurs or until a transition in GT occurs.




Figure 1. Guard Time




Figure 2. Analog Input (Operational Information Based on PDIP Package)





Figure 3. Multiple MC145436As

| | COL 1 | COL 2 | COL 3 | COL 4 | |
|-----|---------------|-------|-------|-------|-------|
| | 1 | 2 | 3 | A | ROW 1 |
| 697 | 4 | 5 | 6 | B | ROW 2 |
| 770 | 7 | 8 | 9 | C | ROW 3 |
| 852 | * | 0 | # | D | ROW 4 |
| 941 | | | | | |
| | 1209 | 1336 | 1477 | 1633 | |
| | STD DTMF (Hz) | | | | |

Figure 4. 4 × 4 Keyboard Matrix

PACKAGE DIMENSIONS

P SUFFIX PLASTIC DIP CASE 646-06




NOTES:

- LEADS WITHIN 0.13 (0.005) RADIUS OF TRUE POSITION AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION.
- DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
- DIMENSION B DOES NOT INCLUDE MOLD FLASH.
- ROUNDED CORNERS OPTIONAL.

| DIM | INCHES | | MILLIMETERS | |
|-----|-----------|-------|-------------|-------|
| | MIN | MAX | MIN | MAX |
| A | 0.715 | 0.770 | 18.16 | 19.56 |
| B | 0.240 | 0.260 | 6.10 | 6.60 |
| C | 0.145 | 0.185 | 3.69 | 4.69 |
| D | 0.015 | 0.021 | 0.38 | 0.53 |
| F | 0.040 | 0.070 | 1.02 | 1.78 |
| G | 0.100 BSC | | 2.54 BSC | |
| H | 0.052 | 0.095 | 1.32 | 2.41 |
| J | 0.008 | 0.015 | 0.20 | 0.38 |
| K | 0.115 | 0.135 | 2.92 | 3.43 |
| L | 0.300 BSC | | 7.62 BSC | |
| M | 0° | 10° | 0° | 10° |
| N | 0.015 | 0.039 | 0.39 | 1.01 |


DW SUFFIX SOG PACKAGE CASE 751G-02



NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: MILLIMETER.
- DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
- DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.13 (0.005) TOTAL IN EXCESS OF D DIMENSION AT MAXIMUM MATERIAL CONDITION.

| DIM | MILLIMETERS | | INCHES | |
|-----|-------------|-------|-----------|-------|
| | MIN | MAX | MIN | MAX |
| A | 10.15 | 10.45 | 0.400 | 0.411 |
| B | 7.40 | 7.60 | 0.292 | 0.299 |
| C | 2.35 | 2.65 | 0.093 | 0.104 |
| D | 0.35 | 0.49 | 0.014 | 0.019 |
| F | 0.50 | 0.90 | 0.020 | 0.035 |
| G | 1.27 BSC | | 0.050 BSC | |
| J | 0.25 | 0.32 | 0.010 | 0.012 |
| K | 0.10 | 0.25 | 0.004 | 0.009 |
| M | 0° | 7° | 0° | 7° |
| P | 10.05 | 10.55 | 0.395 | 0.415 |
| R | 0.25 | 0.75 | 0.010 | 0.029 |

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and  are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE: Motorola Literature Distribution;
P.O. Box 20912; Phoenix, Arizona 85036. 1-800-441-2447

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, Toshikatsu Otsuki,
6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-3521-8315

MFAX: RMFAX0@email.sps.mot.com – TOUCHTONE (602) 244-6609
INTERNET: <http://Design-NET.com>

HONG KONG: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park,
51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298



MC145436A/D

