

DESCRIPTION

The M54975 is a semiconductor integrated circuit fabricated using Bi-CMOS technology. It contains a serial input to serial/parallel output 8-bit CMOS shift register and CMOS latch as well as bipolar 8-bit parallel-output driver.

FEATURES

- Serial input to serial/parallel output
- Cascade connections possible through serial output
- Latch circuit included for each stage
- Enable input for output control
- Low supply current $I_{CC} \geq 10\mu A$ at standby
- Serial input/output level is compatible with standard CMOS
- Driver : Withstand voltage $BV_{CEO} \geq 30V$
Large drive current ($I_{O(\max)}=300mA$)
- Wide operating temperature range $T_a=-20 - +75^{\circ}C$


APPLICATION

Thermal printer head dot driver, Serial-to parallel conversion, Relay and Solenoid driver

FUNCTION

The M54975 consists of an 8-bit D-type flip-flop, the output of which is connected to 8 latches.

When data is applied to the serial data input (S-IN) and a clock pulse is applied to clock input (T), an "L" to "H" change of the clock will cause the data input signals to enter the internal shift registers and the data in the shift registers will be shifted in order.

PIN CONFIGURATION (TOP VIEW)


Using a number of M54975 units for bit expansion in series will entail connecting serial output (S-OUT) to S-IN of the next-stage M54975.

In parallel output, when the latch input is set to "H" and the output-control input (enable input \bar{EN}) is "L", a clock pulse changing from "L" to "H" will cause the serial data input signal to appear at output \bar{O}_1 , and the data will be shifted in order at outputs $\bar{O}_2 - \bar{O}_8$.

The parallel output will yield a signal that is inverted with respect to the serial data input.

Setting the LATCH input to "L" will prevent data from entering the latch.

When the \bar{EN} input is set to "H", all outputs ($\bar{O}_1 - \bar{O}_8$) will be set to OFF. Since the internal logic state of the IC is uncertain at power-on time, set the \bar{EN} input to "H" (and outputs $\bar{O}_1 - \bar{O}_8$ will set to




Bi-CMOS 8-BIT SERIAL-INPUT LATCHED DRIVER


OFF) until the input data is set and the internal logic state has been determined.

L-GND is the ground of the CMOS logic circuit section and P-GND

is the ground for the output driver section ($\overline{O_1}$ – $\overline{O_8}$), which is made up of bipolar transistors that are capable of driving large currents.

TIMING CHART

* The state of the shaded part is unstable.

INPUT/OUTPUT CIRCUIT DIAGRAM

ABSOLUTE MAXIMUM RATINGS (Ta=-20 to 75°C)

Symbol	Parameter	Conditions		Ratings	Unit
Vcc	Supply voltage			-0.5 – +8	V
Vi	Input voltage			-0.5 – Vcc+0.5	V
Vo	Output voltage	S-OUT		-0.5 – Vcc+0.5	V
		$\overline{O_1} - \overline{O_8}$: OFF		-0.5 – +30	
Io	Output current	$\overline{O_1} - \overline{O_8}$: ON		350	mA
Pd	Power dissipation	Ta=25°C	M54975P	1.25	W
			M54975FP	0.8	
Topr	Operating temperature			-20 – 75	°C
Tstg	Storage temperature			-55 – 125	°C

RECOMMENDED OPERATING DONDITION


Symbol	Parameter	Conditions	Limits			Unit
			Min.	Typ.	Max.	
Vcc	Supply voltage		4	5	6	V
Vo	Applied output voltage	$\overline{O_1} - \overline{O_8}$: OFF			30	V
Io	Output current (per circuit)	M54975P			300	mA
		M54975FP			100	

ELECTRICAL CHARACTERISTICS (Ta=25°C, Vcc=5V, unless otherwise noted)



Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
VIH	High-level input voltage		0.7Vcc		Vcc	V
VIL	Low-level input voltage		0		0.3Vcc	V
RIN	Input resistance		50		—	kΩ
VOH	High-level output voltage	S-OUT	4.9		—	V
VOL	Low-level output voltage	S-OUT	Io ≤1μA	—	0.1	V
IOH	High-level output current	S-OUT	Voh=4.5V	-100	—	μA
IOL	Low-level output current	S-OUT	VOL=0.4V	400	—	μA
VOL1	Low-level output voltage	$\overline{O_1} - \overline{O_8}$	IoL=100mA	—	1.2	V
VOL2			IoL=200mA	—	1.4	V
VOL3			IoL=300mA	—	1.6	V
IOLK	Output leak current	$\overline{O_1} - \overline{O_8}$	Vo=30V	—	50	μA
ICC1	Supply current	Input: open, All driver outputs: OFF		—	10	μA
		One driver output is ON.		—	1.7	mA

TIMING REQUIREMENTS (Ta=-20 to 75°C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
f(T)	Clock frequency	Input duty: 40 – 60%			2	MHz
tw(T)	Clock pulse width		200			ns
tw(L)	Latch pulse width		200			ns
tsu	Data setup time		100			ns
th	Data hold time		100			ns
td(T-L)	Clock-latch time		400			ns
tr(T)	Clock pulse rise time				500	ns
tf(T)	Clock pulse fall time				500	ns

TIMING CHART**SWITCHING CHARACTERISTICS** ($T_a=25^\circ\text{C}$, $V_{CC}=5\text{V}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
t _{PLH}	Low-to-high-level output propagation time From input T to output S-OUT	$V_{IH}=5\text{V}$ $V_{IL}=0\text{V}$ $R_L(S-OUT)=\infty$ $R_L(\overline{ON})=100\Omega$ (N=1-8) $C_L=15\text{pF}$			0.3	μs
t _{PHL}	High-to-low-level output propagation time From input T to output S-OUT				0.3	μs
t _{PLH}	Low-to-high-level output propagation time From input T to output \overline{ON}				10	μs
t _{PHL}	High-to-low-level output propagation time From input T to output \overline{ON}				2	μs
t _{PLH}	Low-to-high-level output propagation time From input \overline{EN} to output \overline{ON}				10	μs
t _{PHL}	High-to-low-level output propagation time From input \overline{EN} to output \overline{ON}				2	μs

TEST CIRCUIT**TIMING CHART**

TYPICAL CHARACTERISTICS (V_{CC}=5V, unless otherwise noted)