


RECOMMENDED OPERATING CONDITIONS

The PJ34119 is a low power audio amplifier intergrated circuit intended (primarily) for telephone applications, such as in speakerphones. It provides differential speaker outputs to maximize output swing at low supply coltages(2.0V minimum). Coupling capacitors to the speaker are not required. Open loop gain is 80dB , and the closed loop gain is set with two external resistors. A chip Disable pin permits powering down and/or muting the input signal. The PJ34119 is available in standard DIP-8, SOP-8 package.



FEATURES

- Low Quiescent Supply Current(2.7mA Typ)for Battery powered Applications.
- Wide Operating Supply Voltage Range(2.0V to 16V), Allows Telephone Line Powered Applications.
- Chip Disable Input to Power Down the IC
- Low Power-Down Quiescent Current(65 μ A Typ)
- Drives a Wide Range of Speaker Loads(8.0 Ω and Up)
- Output Power Exceeds 250mW with 32 Ω Speaker
- Low Total Harmonic Distortion(0.5% Typ)
- Gain Adjustable from <0 dB to >46dB for Voice Band
- Requires Few External Components.

ORDERING INFORMATION


Device	Operating Temperature	Package
PJ34119CD	-20°C to +85°C	DIP-8
PJ34119CS		SOP-8

ABSOLUTE MAXIMUM RATINGS (T_a = 25°C)

Characteristic	Value	Unit
Supply Voltage	-1.0 to 18	Vdc
Maximum Output Crrnt at V _{O1} ,V _{O2}	±250	mA
Maximum Voltage @Vin,FC1,FC2,CD	-1.0,Vcc+1.0	Vdc
Applied Output Voltage to VO1,VO2 when disabled	-1.0,Vcc+1.0	Vdc
Junction Temperature	-55,+140	°C

NOTE:ESD data available upon request.

BLOCK DIAGRAM AND SIMPLIFIED APPLICATION



Low Power Audio Amplifier

Characteristics	Symbol	Min	Max	Unit
Supply Voltage	V _{CC}	+2.0	+16	Vdc
Voltage@CD(Pin 1)	V _{CD}	0	V _{CC}	Vdc
Load Impedance	R _L	8.0	-	Ω
Peak Load Current	I _L	-	±200	mA
Differential Gain (5.0KHz Bandwidth)	AVD	0	46	dB
Ambient Temperature	T _A	-20	+70	°C

ELECTRICAL CHARACTERISTICS (T_A=25°C, unless otherwise noted)

Characteristics	Symbol	Min	Typ	Max	Unit
AC Input Resistance(@ Vin)	R _i	-	>30	-	MΩ
Open Loop Gain(Amplifier #1, f<100Hz)	AVOL1	80	-	-	dB
Closed Loop Gain(Amplifier #2, V _{cc} =6.0V, f=1KHz, R _L =32Ω)	AV2	-0.35	0	+0.35	dB
Gain Bandwidth Product	GBW	-	1.5	-	MHz
Output Power: V _{cc} =3.0V, R _L =16Ω, THD≤10% V _{cc} =6.0V, R _L =32Ω, THD≤10% V _{cc} =12V, R _L =100Ω, THD≤10%	Pout3 Pout6 Pout12	55 250 400	- - -	- - -	mW
Total Harmonic Distortion(f=1KHz) (V _{cc} =6.0V, R _L =32Ω, Pout=125mW) (V _{cc} ≥3.0V, R _L =8.0Ω, Pout=20mW) (V _{cc} ≥12V, R _L =32Ω, Pout=200mW)	THD	- - -	0.5 0.5 0.6	1.0 - -	%
Power Supply Rejection(V _{cc} =6.0V, ΔV _{cc} =3.0V) (C1=∞, C2=0.01μF) (C1=0.1μF, C2=0, f=1.0KHz) (C1=1.0μF, C2=5.0μF, f=1.0KHz)	PSRR	50 - -	- 12 52	- - -	dB
Differential Muting (V _{cc} =6.0V, 1.0KHz≤f≤20KHz, CD=2.0V)	GMT	-	>70	-	dB

AMPLIFIERS(DC CHARACTERISTICS)

Output DC Level@V _{O1} , V _{O2} , R _L =16(R _f =75K) V _{cc} =3.0V V _{cc} =6.0V V _{cc} =12V	V _O (3) V _O (6) V _O (12)	1.0 - -	1.15 2.65 5.56	1.25 - -	Vdc
Output Level High(I _{out} =-75mA, 2.0≤V _{cc} ≤16V) Low(I _{out} =75mA, 2.0≤V _{cc} ≤16V)	V _{OH} V _{OL}	- -	V _{cc} -1.0 0.16	- -	Vdc
Output DC Offset Voltage(V _{O1} -V _{O2}) (V _{cc} =6.0V, R _L =75KΩ, R _i =32Ω)	ΔV _O	-30	0	+30	mV
Input Bias Current@Vin(V _{cc} =6.0V)	f _{IB}	-	-100	-200	nA
Equivalent Resistance @FC1(V _{cc} =6.0V) @FC2(V _{cc} =6.0V)	R _{FC1} R _{FC2}	100 18	150 25	220 40	KΩ

CHIP DISABLE(Pin1)

Input Voltage Low High	V _{IL} V _{IH}	- 2.0	- -	0.8 -	Vdc
Input Resistance(V _{cc} =V _{CD} =16V)	R _{CD}	50	90	175	KΩ

POWER SUPPLY

Power Supply Current (V _{cc} =3.0V, R _L =∞, CD=0.8V) (V _{cc} =16V, R _L =∞, CD=0.8V) (V _{cc} =3.0V, R _L =∞, CD=2.0V)	I _{CC3} I _{CC16} I _{CCD}	- - -	2.7 3.3 65	4.0 5.0 100	mA mA μA
--	---	-------------	------------------	-------------------	----------------

NOTE: Current into are positive, current out of a pin are negative.

PIN FUNCTION DESCRIPTION

Symbol	Pin	Description
CD	1	Chip Dinstable-Digital input. A Logic”0”(<0.8V) sets normal operation. A logic”1” ($\geq 2.0V$) sets the power down mode. Input impedance is nominally 90K Ω
FC2	2	A capacitor at this pin increases power supply rejection, and affects turn-on time. This pin can be left open it the capacitor at FC1 is sufficient.
FC1	3	Analog ground for the amplifiers. A 1.0 μF capacitor at this pin(with a 5.0 μF capacitor at Pin 2)provides(typically)52dB of power supply rejection. Turn-on time of the circuit is affected by the capacitor on this pin.This pin can be used as an alternate input.
Vin	4	Amplifier input. The input capacitor and resistor set low frequency rolloff and input impedance. The feedback resistor is connected to this pin and Vo1.
Vo1	5	Amplifier Output #1. The dc level is $\approx (V_{cc}-0.7)/2$
Vcc	6	DC supply voltage (+2.0V to +16V) is applied to this pin.
GND	7	Ground pin for the entire circuit.
Vo2	8	Amplifier Output #2. This signal is equal in amplitude, but 180° out-of-phase with that at Vo1. The dc level is $\approx (V_{cc}-0.7V)/2$

TYPICAL TEMPERATURE PERFORMANCE (-20°C<T_A<+70°C)

Function	Typical Change	Units
Input Bias Current(@Vin)	± 40	$\rho A/^{\circ}C$
Total Harmonic Distortion (Vcc=6.0V, R _L =32 Ω Pout=125mW, f=1KHz)	+0.003	%/ $^{\circ}C$
Power Supply Current (Vcc=3.0V, R _L = ∞ ,CD=0V) (Vcc=3.0V, R _L = ∞ ,CD=2.0V)	-2.5 -0.03	$\mu A/^{\circ}C$

GENERAL

The PJ34119 is a low power audio amplifier capable of low voltage operation (Vcc=2.0V minimum) such as that encountered in line-powered speakerphones. The circuit provides a differential output (Vo1-Vo2) to the speaker to maximize the available voltage swing at low voltages. The differential gain is set by two external resistors. Pins FC1 and FC2 allow controlling the amount of power supply and noise rejection, as well as providing alternate inputs to the amplifiers. The CD pin permits powering down the IC for muting purposes and to conserve power.

AMPLIFIERS

Referring to the block diagram, the internal configuration consists of two identical operational amplifiers. Amplifier #1 has an open loop gain of $\geq 80dB$ (at $f \leq 100Hz$), and the closed loop gain is set by external resistor R_f and R_j. The amplifier is unity gain stable, and has a unity gain frequency of approximately 1.5MHz. In order to adequately cover the telephone voice band (300Hz to 3400Hz), a maximum closed loop gain of 46 is recommended. Amplifier #2 is internally set to gain of -1.0(0dB).

The outputs of both amplifiers are capable of sourcing and sinking a peak current of 200mA. The outputs can typically swing to within $\approx 0.4V$ above ground, and to within $\approx 1.3V$ below Vcc, at the maximum current. See Figure 18 and 19 for V_{OH} and V_{OL} curves.

The output dc offset voltage (Vo1-Vo2) is primarily a function of the feedback resistor (R_f), and secondarily due to the amplifiers’ input offset voltages. The input offset voltage of the two amplifiers will generally be similar for a particular IC, and therefore nearly cancel each other at the outputs. Amplifier #1’s bias current, however, flows out of Vin (pin 4) and through R_f, forcing Vo1 to shift negative by an amount equal to $[R_f \times I_{IB}]$ Vo2 is shifted posited an equal amount. The output offset voltage, specified in the Electrical Characteristics is measured with the feedback the feedback resistor shown in the Typical Application Circuit, and therefore takes into account the bias current as wells internal offset voltages of the amplifiers. The bias current is constant with respect to Vcc.

FC1 AND FC2

Power supply rejection is provided by the capacitors (C1 and C2 in the typical Application Circuit) at FC1 and FC2. C2 is somewhat dominant at low frequencies, while C1 is dominant at high frequencies, as shown in the graphs of Figure 4 to 7. The required values of C1 and C2 depend on the conditions of each application. A line powered speakerphone, for example, will require more filtering than a circuit powered by a well regulated power supply. The amount of rejection is function of the capacitors, and the equivalent impedance looking into FC1 and FC2 (listed in the Electrical Characteristics as R_{FC1} and R_{FC2}).

In addition to providing filtering, C1 and C2 also affect the turn-on time of the circuit at power-up, since the two capacitors must charge up through the internal 50K and 125 K Ω resistors. The graph of Figure 1 indicates the turn-on time upon application of Vcc of +6.0V. The turn-on time is $\approx 60\%$ longer for Vcc=3.0V, and $\approx 20\%$ less for Vcc=9.0V. Turn-off time is $<10\mu s$ upon removal of Vcc.

CHIP DISABLE

The chip Disable (Pin 1) can be used to power down the IC to conserve power, or for muting, or both. When at a Logic "0" (0V to 0.8V), the PJ34119 is enabled for normal operation. When Pin 1 is a Logic "1" (2.0V to Vcc V), the IC is disabled. If Pin 1 is open, that is equivalent to Logic "0" although good design practice dictates that an input should never be left open. Input impedance at Pin 1 is a nominal 90 K Ω . The power supply current (when disabled) is shown in Figure 15.

Muting, defined as the change in differential gain from normal operation to muted operation, is in excess of 70dB. The turn-off time the audio output, from the application of the CD signal, is $<2.0\mu s$, and turn on-time is 12 ms-15ms. Both times are independent of C1, C2, and Vcc.

When the PJ34119 is disabled, the voltage at FC1 and FC2 do not change as they are powered from Vcc. The outputs, Vo1 and Vo2, change to high impedance condition, removing the signal from the speaker. If signals from other sources are to be applied to the outputs (while disabled), they must be within the range of Vcc and Ground.

POWER DISSIPATION

Figure 8 to 10 indicate the device dissipation (within the IC) for various combinations of Vcc, R_L , and load power. The maximum power which can safely be dissipated within the PJ34119 is found from the following equation: $P_D = (140^\circ C - T_A) / \theta_{JA}$

Where T_A is the ambient temperature; and θ_{JA} is the package thermal resistance (100 $^\circ C/W$ for the standard DIP package, and 180 $^\circ C/W$ for the surface mount package.) The power dissipated within the PJ34119, in a given application, is found from the following equation: $P_D = (V_{CC} \times I_{CC}) + (I_{RMS} \times V_{CC}) - (R_L \times I_{RMS}^2)$

Where I_{CC} is obtained from Figure 15; and I_{RMS} is the RMS current at the load; and R_L is load resistance. Figure 8 to 10, along with Figure 11 to 13 (distortion curves), and a peak working load current of $\pm 200mA$, define the operating range for the PJ34119. The operating range is further defined in terms of allowable load power in Figure 14 for loads of 8.0 Ω , 16 Ω and 32 Ω . The left (ascending portion of each of the three curves is defined by the power level at which 10% distortion occurs. The center flat portion of each curve is defined by the maximum output current capability of the PJ34119. The right (descending) portion of each curve is defined by the maximum internal power dissipation of the IC at 25 $^\circ C$. At higher ambient temperatures, the maximum load power must be reduced according to the above equations. Operating the device beyond the current and junction temperature limits will degrade long term reliability.

LAYOUT CONSIDERATIONS

Normally a snubber is not needed at the output of the PJ34119, unlike many other audio amplifiers. However, the PC board layout, stray capacitances, and the manner in which the speaker wires are configured, may dictate otherwise. Generally, the speaker wires should be twisted tightly, and not more than a few inches in length

Low Power Audio Amplifier

FIGURE 2.AMPLIFIER #1
OPEN LOOP GAIN AND PHASE




Figure 1.Turn-On Time versus C1,C2 at Power-On




FIGURE 3.DIFFERENTIAL GAIN
VERSUS FREQUENCY




FIGURE 4.POWER SUPPLY REJECTION versus
FREQUENCY(C2=10μF)




FIGURE 5.POWER SUPPLY REJECTION versus
FREQUENCY(C2=5.0μF)





FIGURE 6.Power SUPPLY REJECTION versus
FREQUENCY(C2=1.0μF)



Low Power Audio Amplifier

FIGURE 7. POWER SUPPLY REJECTION versus FREQUENCY (C2=0)




FIGURE 8. DEVICE DISSIPATION, 8.0Ω LOAD




FIGURE 9. DEVICE DISSIPATION, 16Ω LOAD




FIGURE 10. DEVICE DISSIPATION, 32Ω LOAD




FIGURE 11. DISTORTION versus POWER (f=1.0KHz, AVD=34dB)





FIGURE 12. DISTORTION versus POWER (f=3.0KHz, AVD=34dB)



Low Power Audio Amplifier

FIGURE 13. DISTORTION versus POWER
($f=1,3,0\text{KHz}$, $\text{AVD}=12\text{dB}$)




FIGURE 14. MAXIMUM ALLOWABLE LOAD POWER




FIGURE 15. POWER SUPPLY CURRENT




FIGURE 16. SMALL SIGNAL RESPONSE




FIGURE 17. LARGE SIGNAL RESPONSE




FIGURE 18. $V_{CC}-V_{OH}$ @ V_{O1}, V_{O2} versus LOAD CURRENT




FIGURE 19. V_{OL} @ V_{O1}, V_{O2} versus LOAD CURRENT




FIGURE 20. INPUT CHARACTERISTIC @ CD (PIN 1)




FIGURE 21. FREQUENCY RESPONSE OF FIGURE 22




FIGURE 22. AUDIO AMPLIFIER WITH HIGH INPUT IMPEDANCE




FIGURE 23.AUDIO AMPLIFIER WITH BASE SUPPRESSION






FIGURE 24.AUDIO AMPLIFIER WITH BANDPASS




DIP-8



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	9.07	9.32	0.357	0.367
B	6.22	6.48	0.245	0.255
C	3.18	4.43	0.125	0.135
D	0.35	0.55	0.019	0.020
G	2.54BSC		0.10BSC	
J	0.29	0.31	0.011	0.012
K	3.25	3.35	0.128	0.132
L	7.75	8.00	0.305	0.315
M	-	10°	-	10°

SOP-8



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.80	5.00	0.189	0.196
B	3.80	4.00	0.150	0.157
C	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27BSC		0.05BSC	
K	0.10	0.25	0.004	0.009
M	0°	7°	0°	7°
P	5.80	6.20	0.229	0.244
R	0.25	0.50	0.010	0.019