RF Amplifier for CD Players

Description


The CXA2521Q is an IC for RF signal processing of compact discs.

Features

- Supports quadruple speed (RF signal fc 8MHz)
- Peak hold circuit time constant of mirror circuit can be adjusted (switching function provided) Accurate mirror detection is possible from traverse signal of high/low speed search
- Fluctuations of characteristics are very small, which are caused by variations of resistance value and deviations of temperature characteristics for IC internal/external resistors, because the input and feedback resistors of the tracking error amplifier are externally attached
- APC (Automatic Power Control) function

Functions

- RF summing amplifier
- · Focus error amplifier
- · Tracking error amplifier
- APC circuit
- Focus OK detection function
- Defect detection function
- Mirror detection function



Absolute Maximum Ratings

•	Supply voltage	Vcc	7	V
•	Storage temperature	Tstg	–65 to +150	°C

Allowable power dissipation
PD 800 mW

Operating Conditions

•	Supply voltage	Vcc–GND	+4.5 to +5.5	۷
	Operating temperature	Topr	00 to . 75	° C


Operating temperature Topr –20 to +75 °C

Applications

- · Compact disc players
- CD-ROM drive

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Block Diagram



Pin Description

Pin No.	Symbol	I/O	Equivalent Circuit	Description
31 32 1 2	A B C D		$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Input of RF summing amplifier and focus error amplifier.
3	GND			Ground.
4 5 7 8	E F TE1 TE	 0	$\begin{array}{c} 4 \\ 129 \\ 129 \\ 129 \\ 177 \\ 129 \\ 160K \\ 129 \\ 160K \\ 129 \\ 777 \\$	Tracking error amplifier input for Pins 4 and 5; tracking error amplifier output and tracking error drive input for Pin 7; tracking error drive output for Pin 8.
6	NC			Not connected.
9 10	FE B FE	- 0	164K 129 () () () () () () () () () () () () ()	Focus bias adjustment of focus amplifier for Pin 9; focus error amplifier output for Pin 10.

CXA2521Q

Pin No.	Symbol	I/O	Equivalent Circuit	Description
11	VR	0	120 50 ↓ 120 50 ↓ 120 ↓ 120 ↓ 110 ↓ 7/77	(Vcc+GND)/2 DC voltage output.
12	VC	I		VC center voltage input.
13	GND			Ground.
14	FOK	0	20K 129 1129 114	FOK comparator output.
15	DFCT	0		Defect comparator output.
16	Mirr	0	129 ↓ 20k 777 777 16	Mirror comparator output.
17	NC			Not connected.
18	СВ	I		Capacitor connection of Defect bottom hold.
19	CC1	0		Defect bottom hold output.

Pin No.	Symbol	I/O	Equivalent Circuit	Description
20	CC2	I		Input of Defect bottom hold output with capacitance coupled.
21	СР	I		Capacitor connection of mirror hold. Non-inversion input of mirror comparator.
22	T ON	I	22 → 80k 30k ₩ → 20k 7/77 7/77	Peak hold time constant switching. Time constant can be adjusted by connecting this pin to Vcc; fixed by connecting to GND.
23	Mirr T	I	23 120K 120K 120K 80k 10k 10k 10k 10k	Peak hold time constant adjustment. This is the time constant which is adjusted when Pin 22 is ON.
24	RFI	I	$\begin{array}{c} \begin{array}{c} \begin{array}{c} \\ 24 \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} 129 \\ \end{array} \\ \end{array} \\ \begin{array}{c} 12k \\ \end{array} \\ \end{array} \\ \begin{array}{c} 12k \\ \end{array} \\ \end{array} \\ \begin{array}{c} 12k \\ \end{array} \\ \end{array} \\ \begin{array}{c} 18k \\ \end{array} \\ 18k \\ \end{array} \\ \end{array} \\ \begin{array}{c} \\ 18k \\ \end{array} \\ \end{array} \\ \begin{array}{c} \\ \\ \\ \\ \\ \\ \end{array} \\ \begin{array}{c} \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \end{array} \end{array}$	Input of RF summing amplifier output with capacitance coupled.
25 26	RFO RF M	O I		Non-inversion input of RF drive amplifier for Pin 26; RF signal output for Pin 25; resistance value connected between Pins 25 and 26 which determines the low frequency gain of RF drive amplifier.

CXA2521Q

Pin No.	Symbol	I/O	Equivalent Circuit	Description
27	Vcc			Vcc
28	LD ON	Ι		APC amplifier ON/OFF switching. OFF when connecting to Vcc; ON when connecting to GND.
29	LD	0		APC amplifier output.
30	PD	I		APC amplifier input.

ON	14	·																				CXA25
, - -		шA	шA	Ч	dB	dB	>	>	٦u	Вb	đB	ąВ	dB	дВ	>	>	٨	đB	đB	Вb	qB	Вb
	Max.	15	۴	40	21.5	I		ю. О	30	23.7	23.7	e		I		0. 0.	30	23.9	23.9	e		I
, F	- yp	12	12	0	18.5	l			0	20.7	20.7	0	l				ο	20.9	20.9	0		I
, Min	.UIIV	ø	-15	-40	15.5	ကို	1.3	1	8	17.7	17.7	Ϋ́	ဗို	Ϋ́	6.1	1	30	17.9	17.9	Ϋ́	ကို	ကို
Description of Output	waverorm and Measurement Method	Pin DC current measurement	Pin DC current measurement	DC voltage measurement	V1 = 100mVpp f = 1kHz	V1 = 100mVpp f = 8MHz Difference for G1-1	DC voltage measurement	DC voltage measurement	DC voltage measurement	V1 = 100mVpp f = 1kHz	V1 = 100mVpp f = 1kHz	G2-1 – G2-2	V1 = 100mVpp f = 90kHz Difference for G2-1	V1 = 100mVpp f = 90kHz Difference for G2-2	DC voltage measurement	DC voltage measurement	DC voltage measurement	V1 = 100mVpp f = 1kHz	V1 = 100mVpp f = 1kHz	G3-1– G3-2	V1 = 100mVpp f = 90kHz Difference for G3-1	V1 = 100mVpp f = 90kHz Difference for G3-2
Measure	-ment Point	27	3 + 13	25				-	. 0							->	ø					
	E5	300mV	300mV	8													2					
su	E4	-2.0V 3	-	2.0V												-	2.0V					
Bias Conditions	E	2														-	2					
Bias (E2	-2.0V															-2.0V					
	ш Ш	70					300mV	-300mV	20						300mV	300mV	۲ ۲					
	ي و	0					300	-30	0						300	300	0					
	S5 S	0	0																			
litions	S4																		0			0
SW Conditions	S S																	0			0	
S	22				0	0	0	0			0			0	0							
	<u>5</u>				0	0	0	0		0			0			0						
		<u>8</u>	Ш	V1-1	G1-1	F1-1	V1-2	V1-3	V2-1	G2-1	G2-2	G2-3	F2-1	F2-2	V2-2	V2-3	V3-1	G3-1	G3-2	G3-3	F3-1	F3-2
		Current consumption	Current consumption	Offset voltage	Voltage gain	Frequency response	Maximum output amplitude H	Maximum output amplitude L	Offset voltage	Voltage gain 1	Voltage gain 2	Voltage gain difference	Frequency response 1	Frequency response 2	Maximum output amplitude H	Maximum output amplitude L	Offset voltage	Voltage gain 1	Voltage gain 2	Voltage gain difference	Frequency response 1	Frequency response 2
		Cu	Cu		er er	itilqmA ⁼	เย เ					ier I	ilqmA ∃:	1					ier 	ilqm,	A 3T	
Measu	-ment No.	-	2	ო	4	ъ	9	2	8	6	10	11	12	13	14	15	16	17	18	19	20	21


-2.5V)	; - -	5	>	>	> E	>	>	kНz	>	>	kНz	kНz	ddV	ddΛ	>	>	Hz	Ηz	kНz	kНz	Vpp	٩d٨
Vee =	V-V-V	IVIGA.	I	-1.9	-300	I	-1.8	1	I	-2	-	I	0.5	I		-2	600	006	Ι	I	0.2	Ι
D = Vc	T,'n	чур.	I	I	ļ	I	1	1		Ι	I	I	I	I	I	1	400	550	1	I	0.1	I
5V, GN	Min		1.9	I	-400	2.2	1	45	1.8		1	2	I	1.8	1.8				30	80		1.8
$(Ta = +25^{\circ}C, Vcc = +2.5V, GND)$	Description of Output	waverorm and Measurement Method	Dc voltage measurement	Dc voltage measurement	Pin 15 voltage where Pin 22 becomes 0V (GND)	V1 = 1.0Vpp f = 5kHz	V1 = 1.0Vpp f = 5kHz	V1 = 1.0Vpp	V1 = 90mVpp f = 1kHz	V1 = 90mVpp f = 1kHz	V1 = 90mVpp	V1 = 90mVpp	f (V1) = 50Hz at RFO output voltage	f (V1) = 50Hz at RFO output voltage	V1 = 0.8Vpp f = 10kHz	V1 = 0.8Vpp f = 10kHz	V1 = 0.8Vpp 55% AM modulation fcarrier = 500Hz	V1 = 0.8Vpp	V1 = 0.8Vpp	V1 = 0.8Vpp	f (V1) = 10kHz	f (V1) = 10kHz
	Measure	Point		-	24	14			15						16							•
		E2	20											•	8							•
	S	E4	2.0V												20							٨
	Bias Conditions	E3	0V 2												0					1.5V	٥٨	
	3ias Co																					
	ш	EZ	v –2.0V	>	0	>			_						/ -2.0/		<u> </u>	,		2.0V	-2.0V	
		ш	300mV	300mV	change	-375mV		->	43mV					•	-0.4	-0.4V	-0.2V	-0.4V				
		S6			0	0	0	0							0	0	0	0	0	0	0	0
	_	S5																				
	ndition	S4	0																			
	SW Condition	S3		0																		
	0)	S2							0	0	0	0	0	0								
		S1							0	0	0	0	0	0								
	S, mbol	logilike	V3-2	V3-3	V4-1	V4-2	V4-3	F4-1	V5-1	V5-2	F5-1	F5-2	V5-3	V5-4	V6-1	V6-2	F6-1	F6-2	F6-3	F6-4	V6-3	V6-4
			Maximum output amplitude H	- Maximum output amplitude L	Threshold voltage	High level output voltage	Low level output voltage	Maximum operating frequency	High level output voltage	Low level output voltage	Minimum operating frequency	C Maximum operating frequency	Minimum operating input voltage	Maximum operating input voltage	High level output voltage	Low level output voltage	Bottom hold frequency response	E Bottom hold frequency response	Maximum operating frequency 1	Maximum operating frequency 2	Minimum operating input voltage	Maximum operating input voltage
	Measure	-ment No.	22	53	24	55 25	56	27	28	29	30	<u>۳</u>	32	33	34	35	36	37 MIRR	38	39	40	41
	Me									••			0									

 $(Ta = +25 \circ C, Vcc = +2.5V, GND = Vc, VEE = -2.5V)$


Measure	0	mot becaused			N.	V Con	SW Conditions				Bia:	Bias Conditions	tions		Measure		~~VV	T	May	: - -
No.				S1	S2	ß	S4	S5	S6	Ш	E2	E3	E4	E5	Point	Wavelorin and Measurement Method	ואומא.	- y h-	MdA.	Ĭ
42		Output voltage 1	V7-1							٥٧	-2.0V	2	-2.0V	69mV	29	DC voltage measurement	I	-1.6	-0.3	>
43		Output voltage 2	V7-2					L						123mV		DC voltage measurement	-1.2	0.1	1.4	>
44	ЪС	Output voltage 3	V7-3											177mV		DC voltage measurement	0.8	2.1	I	>
45	∀	Output voltage 4	V7-4										2.0V	20		DC voltage measurement	2.1	2.4	I	>
46		Output voltage 5	V7-5										-2.0V			l1 = 0.8mADC DC voltage measurement	Ι	I	0	>
47	٨C	47 S Output voltage	V8-1					0					2.0		,	DC voltage measurement	-0.1 L	I	0.1	>

SONY

Electrical Characteristics Measurement Circuit



Application Circuit




Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

These signals are added at the RF summing amplifier and inverted at the RF drive amplifier. Output is to

Description of Operation

RF Amplifier

The signal currents from the photodiodes A, B, C and D are I-V converted, and input to Pins 1, 2, 31 and 32.




Pin 25.

The low frequency component of RFO output voltage is as follows:

$$V_{\text{RFO}} = \frac{10k}{10k} \times \frac{8.2k}{4k} \times (A + B + C + D)$$
$$= 2.05 \times (A + B + C + D)$$

Focus Error Amplifier

The operation of (B + D) - (A + C) is performed and the resulting signal is output to Pin 10.



The low frequency component of FE output voltage is as follows:


$$V_{FE} = \frac{174k}{32k} \times (B + D - A - C)$$

= 5.43 × (B + D - A + C)

Tracking Error Amplifier

The signal current from the photodiode F is I-V converted and input to Pin 5 via an input resistor. The signal current from the photodiode E is I-V converted, and input to Pin 4 after its gain is adjusted by the volume. These signals undergo operational amplification at the tracking error amplifier and tracking

drive amplifier, and are output to Pin 8. The input resistance and feedback resistance of the tracking error amplifier are configured with external resistors, so that the absolute errors and deviations of temperature characteristics for IC internal/external resistors are independent of the gain.




The low frequency component of TE output voltage is as follows:

$$V_{TE} = \frac{56k}{22k} \times \frac{160k}{36.7k} \times (F - E)$$
$$= 11.1 \times (F - E)$$

Center Voltage Generation Circuit

The center voltage of VR = (Vcc + GND) is supplied. The maximum current is approximately ± 3 mA.




Focus OK Circuit

The focus OK circuit creates the timing window okaying the focus servo form the focus search state.


The low frequency component of RF can be get by obtaining the difference of the Pins 24 and 25 RF signals, whose low frequency components are removed, at the focus OK amplifier. The focus OK output is inverted when $V_{RFI} - V_{RFO} = -0.37V$. The capacitance

between Pins 24 and 25 is used to determine the time constants of the mirror circuit HPF and the focus OK amplifier LPF. In normal use, with C equal to 0.01μ F selected, fc is equal to 1kHz, and block error rate degradation can be prevented which is caused by RF envelope defects due to scratched discs.




Defect Circuit

A bottom hold is performed on two time constants, long and short, after inversion of RFI signal. The mirror level is hold immediately prior to defect by short time constant bottom hold. The mirror defect detection signal is output by performing a differential + level shift with capacitor coupling and then comparing both signals.



Mirror Circuit

Mirror circuit performs peak and bottom hold after RFT signal has been amplified. The peak hold is executed for Pin 22 with the time constant which follows the traverse signal of 30kHz for OFF (connection to GND) and maximum 80kHz (adjustable with DC voltage of Pin 23) for ON (connection to Vcc). The bottom hold is executed with the time constant which follows the rotation cycle envelope fluctuation.




The mirror signal is output by comparing to the signal K (2/3 level of the J peak value which is peak-held with a large time constant) where the difference of hold signals H and I is obtained. The mirror output is low for tracks on the disc and high for the area between tracks

(the mirror areas). In addition, a high signal is output when a defect is detected. The mirror hold time constant must be sufficiently large in comparison with the traverse signal.

APC Circuit

When the laser diode is driven with constant current, the optical output possesses large negative temperature characteristics. Therefore, the current must be controlled with the monitor photodiode to ensure the output remains constant. When LD ON pin is connected to GND, APC is ON; connected to Vcc, it is OFF.




Notes on Handling

Care must be taken in handling because Pin 26 has low electrostatic strength of negative direction.

Package Outline Unit : mm

32PIN QFP (PLASTIC)



SONY CODE	QFP-32P-L01
EIAJCODE	*QFP032-P-0707-A
JEDEC CODE	

PACKAGE MATER AL	EPOXY RES N
LEAD TREATMENT	SOLDER PLATING
LEAD MATER AL	42ALLOY
PACKAGE WEIGHT	0.2g