

No. 5489 LC66P5316

Four-Bit Single-Chip Microcontroller with 16 KB of On-Chip OTP PROM

Preriminary

Overview

The LC66P5316 is an on-chip OTP PROM version of the LC6653XX Series CMOS 4-bit single-chip microcontrollers. The LC66P5316 is appropriate for program development and product evaluation since it provides identical functionality and pin compatibility with the LC665316A.

Features and Functions

- On-chip OTP ROM capacity of 16 kilobytes, and an onchip RAM capacity of 512 × 4 bits.
- Fully supports the LC66000 Series common instruction set (128 instructions).
- I/O ports: 42 pins
- A sub-oscillator circuit can be used (option)
 This circuit allows power dissipation to be reduced by operating at lower speeds.
- 8-bit serial interface: two circuits (can be connected in cascade to form a 16-bit interface)
- Instruction cycle time: 0.95 to 10 µs (at 4.0 to 5.5 V)
- Powerful timer functions and prescalers
 - Time limit timer, event counter, pulse width measurement, and square wave output using a 12-bit timer.
 - Time limit timer, event counter, PWM output, and square wave output using an 8-bit timer.
 - Time base function using a 12-bit prescaler
- Powerful interrupt system with 8 interrupt factors and 8 interrupt vector locations.
 - External interrupts: 3 factors/3 vector locations
 - Internal interrupts: 5 factors/5 vector locations
- Flexible I/O functions


16-value comparator inputs, 20-mA drive outputs, inverter circuits, pull-up and open-drain circuits selectable as options.

- Optional runaway detection function (watchdog timer)
- 8-bit I/O functions
- Power saving functions using halt and hold modes.
- Packages: DIP48S, QIP48E (QFP48E)
- Evaluation LSIs: LC66599 (evaluation chip) + EVA800/850-TB662YXX2

Package Dimensions


unit: mm

3149-DIP48S



unit: mm

3156-QFP48E




TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN


Series Organization

Type No.	No. of pins	ROM capacity	RAM capacity	Pad	ckage	Features	
LC66304A/306A/308A	42	4 K/6 K/8 KB	512 W	DIP42S	QFP48E		
LC66404A/406A/408A	42	4 K/6 K/8 KB	512 W	DIP42S	QFP48E	Normal versions	
LC66506B/508B/512B/516B	64	6 K/8 K/12 K/16 KB	512 W	DIP64S	QFP64A	- 4.0 to 6.0 V/0.92 μs	
LC66354A/356A/358A	42	4 K/6 K/8 KB	512 W	DIP42S	QFP48E		
LC66354S/356S/358S	42	4 K/6 K/8 KB	512 W		QFP44M	Low-voltage versions	
LC66556A/558A/562A/566A	64	6 K/8 K/12 K/16 KB	512 W	DIP64S	QFP64E	2.2 to 5.5 V/3.92 µs	
LC66354B/356B/358B	42	4 K/6 K/8 KB	512 W	DIP42S	QFP48E	Low-voltage high-speed versions	
LC66556B/558B/562B/566B	64	6 K/8 K/12 K/16 KB	512 W	DIP64S	QFP64E	3.0 to 5.5 V/0.92 μs	
LC66354C/356C/358C	42	4 K/6 K/8 KB	512 W	DIP42S	QFP48E	2.5 to 5.5 V/0.92 µs	
LC662104A/06A/08A	30	4 K/6 K/8 KB	384 W	DIP30SD	MFP30S		
LC662304A/06A/08A/12A/16A	42	4 K/6 K/8 K/12 K/16 KB	512 W	DIP42S	QFP48E	On-chip DTMF generator versions 3.0 to 5.5 V/0.95 µs	
LC662508A/12A/16A	64	8 K/12 K/16 KB	512 W	DIP64S	QFP64E	σ.ο το σ.ο γγο.οο μο	
LC665304A/06A/08A/12A/16A	48	4 K/6 K/8 K/12 K/16 KB	512 W	DIP48S	QFP48E	Dual oscillator support 3.0 to 5.5 V/0.95 µs	
LC66E308	42	EPROM 8 KB	512 W	DIC42S with window	QFC48 with window		
LC66P308	42	OTPROM 8 KB	512 W	DIP42S	QFP48E		
LC66E408	42	EPROM 8 KB	512 W	DIC42S with window	QFC48 with window	Window and OTP evaluation versions	
LC66P408	42	OTPROM 8 KB	512 W	DIP42S	QFP48E	4.5 to 5.5 V/0.92 μs	
LC66E516	64	EPROM 16 KB	512 W	DIC64S with window	QFC64 with window		
LC66P516	64	OTPROM 16 KB	512 W	DIP64S	QFP64E		
LC66E2108*	30	EPROM 8 KB	384 W				
LC66E2316	42	EPROM 16 KB	512 W	DIC42S with window	QFC48 with window	Window evaluation versions	
LC66E2516	64	EPROM 16 KB	512 W	DIC64S with window	QFC64 with window	4.5 to 5.5 V/0.92 μs	
LC66E5316	52/48	EPROM 16 KB	512 W	DIC52S with window	QFC48 with window		
LC66P2108*	30	OTPROM 8 KB	384 W	DIP30SD	MFP30S		
LC66P2316*	42	OTPROM 16 KB	512 W	DIP42S	QFP48E	ОТР	
LC66P2516	64	OTPROM 16 KB	512 W	DIP64S	QFP64E	4.0 to 5.5 V/0.95 μs	
LC66P5316	48	OTPROM 16 KB	512 W	DIP48S	QFP48E	1	

Note: * Under development

Pin Assignments





We recommend the use of reflow soldering techniques to solder-mount QFP packages.


Please consult with your Sanyo representative for details on process conditions if the package itself is to be directly immersed in a dip-soldering bath (dip-soldering techniques).

Usage Notes

The LC66P5316 was created for program development, product evaluation, and prototype development for products based on the LC6653XX Series microcontrollers. Keep the following points in mind when using this product.

1. After a reset

The \overline{RES} pin must be held low for an additional 3 instruction cycles after the oscillator stabilization period has elapsed. Also, the port output circuit types are set up during the 9 instruction cycles immediately after \overline{RES} is set high. Only then is the program counter set to 0 and program execution started from that location. (The port output circuits all revert to the open-drain type during periods when \overline{RES} is low.)



2. Notes on LC6653XX evaluation

The high end of the EPROM area (locations 3FF0H to 3FFFH) are the option specification area. Option specification data must be programmed for and loaded into this area. The Sanyo specified cross assembler for this product is the program LC66S.EXE. Also, insert JMP instructions so that user programs do not attempt to execute addresses that exceed the capacity of the mask ROM, and write zeros (00H) to areas (other than 3FF0H to 3FFFH) that exceed the actual capacity of the mask ROM.

3. Mounting notes

Due to structural considerations, Sanyo is unable to fully test one-time programmable products. Therefore, the user must apply the screening procedure described on page 20 to these products.

- 4. Use the following procedure when ordering ROM through the Sanyo PROM writing service. (Note that this is a forfee service.)
 - If ordering one-time programmable and mask ROM versions at the same time:

 The customer must provide the EPROM for the mask ROM version, the order forms for the mask ROM version, and the order forms for the one-time programmable version.
 - If ordering only the one-time programmable version:

The customer must provide the EPROM and the order forms for the one-time programmable version. The last section of the EPROM (locations 3FF0H to 3FFFH) is the option specification area, and the option specification data must be written to this area. The Sanyo specified cross assembler for this product is the program LC66S.EXE. Also, insert JMP instructions so that user programs do not attempt to execute addresses that exceed the capacity of the mask ROM, and write zeros (00H) to areas (other than 3FF0H to 3FFFH) that exceed the actual capacity of the mask ROM.

Differences between this product and the mask ROM version:
 Carefully read the sections on the following pages that describe these differences.


Main differences between the LC66E5316, LC66P5316, and LC6653XX Series

Item	LC6653XX Series (mask version)	LC66E5316	LC66P5316
Differences in the main characteristics • Operating temperature range	-30 to +70°C	+10 to +40°C	−30 to +70°C
Operating supply voltage/operating frequency (cycle time)	3.0 to 5.5 V/0.95 to 10 µs (When the main oscillator is operating) 3.0 to 5.5 V/25 to 127 µs (When the sub-oscillator is operating)	4.5 to 5.5 V/0.95 to 10 μs (When the main oscillator is operating) 4.5 to 5.5 V/25 to 127 μs (When the sub-oscillator is operating)	4.0 to 5.5 V/0.92 to 10 μs (When the main oscillator is operating) 4.0 to 5.5 V/25 to 127 μs (When the sub-oscillator is operating)
• Input high-level current (RES)	Maximum: 1 μA	Typical: 10 µA (normal operation and halt mode) Hold mode: 1 µA maximum	Typical: 10 µA (normal operation and halt mode) Hold mode: 1 µA maximum
Input low-level current (RES)	Maximum: 1 μA	Typical: 100 μA	Typical: 100 µA
Current drain (Operating at 4 MHz) (Operating at 32 kHz) (Halt mode at 4 MHz) (Halt mode at 32 kHz) (Hold mode)	Typical: 10 nA, maximum: 10 μA	Larger than that for the mask versions Typical: 10 nA, maximum: 10 μA*	Larger than that for the mask versions Typical: 10 nA, maximum: 10 μA*
Port output types at reset	The output type specified in the options	Open-drain outputs	Open-drain outputs
Package	• DIP48S • QFP48E	DIC52S window package QFC48 window package	• DIP48S • QFP48E

Note: * Although the microcontroller will remain in hold mode if the RES pin is set low while it is in hold mode, always use the reset start sequence (after switching HOLD from low to high, switch RES from low to high) when clearing hold mode. Also a current of about 100 μA flows from the RES pin when it is low. This increases the hold mode current drain by about 100 μA.

See the data sheets for the individual products for details on other differences.

System Block Diagram



Pin Function Overview

Pin	I/O	Overview	Output driver type	Options	State after a reset	Standby mode operation
P00/D0 P01/D1 P02/D2 P03/D3	I/O	I/O ports P00 to P03 Input or output in 4-bit or 1-bit units P00 to P03 support the halt mode control function (This function can be specified in bit units.) Used as data pins in EPROM mode	Pch: Pull-up MOS type Nch: Intermediate sink current type	Pull-up MOS or Nch OD output Output level on reset High or I (option)		Hold mode: Output off Halt mode: Output retained
P10/D4 P11/D5	1/0	I/O ports P10 to P13 • Input or output in 4-bit or 1-bit units	Pch: Pull-up MOS type Nch: Intermediate sink current	Pull-up MOS or Nch OD output	High or low	Hold mode: Output off
P12/D6 P13/D7	1// 0	Used as data pins in EPROM mode	type	Output level on reset	(option)	Halt mode: Output retained
P20/SI0/A0 P21/SO0/A1 P22/SCK0/ A2 P23/INT0/A3	I/O	I/O ports P20 to P23 Input or output in 4-bit or 1-bit units P20 is also used as the serial input SI0 pin. P21 is also used as the serial output SO0 pin. P22 is also used as the serial clock SCK0 pin. P23 is also used as the INTO interrupt request pin, and also as the timer 0 event counting and pulse width measurement input. Used as address pins in EPROM mode	Pch: CMOS type Nch: Intermediate sink current type	CMOS or Nch OD output	н	Hold mode: Output off Hold mode: Output off
P30/INT1/A4 P31/POUT0/ A5 P32/POUT1/ A6	I/O	I/O ports P30 to P32 Input or output in 3-bit or 1-bit units P30 is also used as the NT1 interrupt request. P31 is also used for the square wave output from timer 0. P32 is also used for the square wave and PWM output from timer 1. P31 and P32 also support 3-state outputs. Used as address pins in EPROM mode	Pch: CMOS type Nch: Intermediate sink current type	CMOS or Nch OD output	н	Hold mode: Output off Halt mode: Output retained
P33/HOLD	ı	Hold mode control input Hold mode is set up by the HOLD instruction when HOLD is low. In hold mode, the CPU is restarted by setting HOLD to the high level. This pin can be used as input port P33 along with P30 to P32. When the P33/HOLD pin is at the low level, the CPU will not be reset by a low level on the RES pin. Therefore, applications must not set P33/HOLD low when power is first applied.				
P40/INV0I/ A7 P41/INV0O/ A8 P42/INV1I/ A9 P43/INV1O/ A10	I/O	I/O ports P40 to P43 Input or output in 4-bit or 1-bit units Input or output in 8-bit units when used in conjunction with P50 to P53. Can be used for output of 8-bit ROM data when used in conjunction with P50 to P53. Dedicated inverter circuit (option) Used as address pins in EPROM mode	Pch: Pull-up MOS type CMOS type when the inverter circuit option is selected Nch: Intermediate sink current type	Pull-up MOS or Nch OD output Output level on reset Inverter circuit	High or low (option) Inverter I/O is set to the output off state.	Hold mode: Port output off, inverter output off Halt mode: Port output retained, inverter output continues

Continued from preceding page.

Pin	I/O	Overview	Output driver type	Options	State after a	Standby mode
FIII	1/0	Overview	Output univer type	Οριίστο	reset	operation
P50/A11 P51/A12 P52/A13 P53/INT2/TA	I/O	I/O ports P50 to P53 Input or output in 4-bit or 1-bit units Input or output in 8-bit units when used in conjunction with P40 to P43. Can be used for output of 8-bit ROM data when used in conjunction with P40 to P43. P53 is also used as the INT2 interrupt request. Used as address pins in EPROM mode		High or low (option)	Hold mode: Output off Halt mode: Output retained	
P60/SI1 P61/SO1 P62/SCK1 P63/PIN1	1/0	I/O ports P60 to P63 Input or output in 4-bit or 1-bit units P60 is also used as the serial input SI1 pin. P61 is also used as the serial output SO1 pin. P62 is also used as the serial clock SCK1 pin. P63 is also used for the event count input to timer 1.		н	Hold mode: Output off 	
P80/DS0 P81/DS1 P82 P83	0	Dedicated output ports P80 to P83 Output in 4-bit or 1-bit units The contents of the output latch are input using input instructions. P80 is a data shaper input (options) P81 is a data shaper output (options)	Pch: CMOS type Nch: Intermediate sink current type	CMOS or Nch OD output Output level at reset Data shaper circuit	High or low (option)	Hold mode: Output off Halt mode: Output retained
PC0 PC1 PC2/INV2I/ CE PC3/INV2O/ DASEC	I/O	I/O ports PC0 to PC3 • Output in 4-bit or 1-bit units • Dedicated inverter circuits (option) • Used as the control CE and DASEC pin in EPROM mode.	Pch: CMOS type Nch: Intermediate sink current type	CMOS or Nch OD output Inverter circuits	н	Hold mode: Output off Halt mode: Output retained
PD0/AN1/ INV3I PD1/AN2/ INV3O PD2/AN3/ INV4I PD3/AN4/ INV4O	ı	Dedicated input ports PD0 to PD3 Can be switched in software to function as 16-value analog inputs. Dedicated inverter circuits (option)	Only when the inverter circuit option is selected: Pch: CMOS type Nch: Intermediate sink current type	Inverter circuits	Normal input	Inverter • Hold mode: Output off • Halt mode: Output continues
PE0/XT1 PE1/XT2	ı	Dedicated input ports and sub-oscillator connections		Sub-oscillator/port PE selection	Option selection	
OSC1	I	System clock oscillator connections		Ceramic oscillator	0 "	Hold mode: Oscillator stops
OSC2	0	When an external clock is used, leave OSC2 open and connect the clock signal to OSC1.		or external clock selection	Option selection	Halt mode: Oscillator continues
RES/V _{PP} / OE	I	System reset input • When the P33/HOLD pin is at the high level, a low level input to the RES pin will initialize the CPU. • Used as the V _{PP} /OE pin in EPROM mode.				
TEST/ EPMOD	ı	CPU test pin This pin must be connected to V _{SS} during normal operation.				
V _{DD} V _{SS}		Power supply pins				
		l .	·			1

Note: Pull-up MOS type: The output circuit includes a MOS transistor that pulls the pin up to V_{DD}. CMOS output: Complementary output.

OD output: Open-drain output.

User Options

1. Port 0, 1, 4, 5, and 8 output level at reset option

The output levels at reset for I/O ports 0, 1, 4, 5, and 8, in independent 4-bit groups, can be selected from the following two options.

Option	Conditions and notes	
Output high at reset	The four bits of ports 0, 1, 4, 5, or 8 are set in a group	
2. Output low at reset	The four bits of ports 0, 1, 4, 5, or 8 are set in a group	

2. Oscillator circuit options

· Main clock

Option	Circuit	Conditions and notes
External clock	OSC1	The input has Schmitt characteristics
2. Ceramic oscillator	C1 OSC1 Ceramic oscillator C2 OSC2	

Note: There is no RC oscillator option.

• Sub-clock

Option	Circuit	Conditions and notes
1. Ports PE0 and PE1	DSB Input data	
2 Sub-oscillator (crystal oscillator)	Crystal oscillator C2 XT2	

3. Watchdog timer option

A runaway detection function (watchdog timer) can be selected as an option.

4. Port output type options

• The output type of each bit (pin) in ports P0, P1, P2, P3 (except for the P33/HOLD pin), P4, P5, P6, and PC can be

Option	Circuit	Conditions and notes
1. Open-drain output	Output data DSB	The port P2, P3, P5, and P6 inputs have Schmitt characteristics.
Output with built-in pull-up resistor	Output data DSB Output data	The port P2, P3, P5, and P6 inputs have Schmitt characteristics. The CMOS outputs (ports P2, P3, P6, and PC) and the pull-up MOS outputs (P0, P1, P4, and P5) are distinguished by the drive capacity of the p-channel transistor.

• One of the following two options can be selected for P8, in bit units.

Option	Circuit	Conditions and notes
1. Open-drain output	DSB Output data	
Output with built-in pull-down resistor (CMOS output)	Output data DSB	

5. Inverter array circuit option

One of the following options can be selected for each of the following port sets: P40/P41, P42/P43, PC2/PC3, PD0/PD1, and PD2/PD3. (PDs do not use option 1 because they are dedicated to inputs.)

Option	Circuit	Conditions and notes
	Output data DSB	When the open-drain output type is selected
Normal port I/O circuit	Output data Output data DSB	When the built-in pull-up resistor output type is selected The CMOS outputs (PC) and the pull-up MOS outputs (P4) are distinguished by the drive capacity of the p-channel transistor.
2. Inverter I/O circuit	Output data high Output data high Output data high Output data high Input data	If this option is selected, the I/O circuit is disabled by the DSB signal. Also note that the open-drain port output type option and the high level at reset option must be selected.

6. Buffer array circuit option

In addition to normal port output, one of the following two options may also be selected for P80 and P81.

Option	Circuit	Conditions and notes
	Output data	When the open-drain output type is selected
Normal port output	Output data DSB	When the built-in pull-down resistor output type is selected (CMOS output)
Buffer input (P80) and buffer output (P81) circuits	Output data low Output data low Output data low P81 DSB	If this option is selected, the I/O circuit is disabled by the $\overline{\text{DSB}}$ signal. Also note that the open-drain port output type option and the high level at reset option must be selected.
3. Buffer input (P80) and buffer output (P81) circuits with built-in zero-cross detection circuits	Output data low Output data low Output data low Output data low	If this option is selected, the I/O circuit is disabled by the DSB signal. Also note that the open-drain port output type option and the high level at reset option must be selected.

LC665316 Series Option Data Area and Definitions

ROM area	Bit		Option specified	Option/data relationship	
	7	P5			
	6	P4	Output level at reset	0 = high level, 1 = low level	
	5	Sub-oscilla	ator option	0 = port PE, 1 = crystal oscillator	
3FF0H	4	Oscillator	option	0 = external clock, 1 = ceramic oscillator	
311011	3	P8			
	2	P1	Output level at reset	0 = low level, 1 = high level	
	1	P0			
	0	Watchdog	timer option	0 = none, 1 = yes (present)	
	7	P13			
	6	P12	Output type	0 = OD, 1 = PU	
	5	P11		0 - 00, 1 - 10	
3FF1H	4	P10			
	3	P03			
	2	P02	Output type	0 = OD, 1 = PU	
	1	P01	- Culput typo	0 - 65, 1 - 1 6	
	0	P00			
	7	Unused		This bit must be set to 0.	
	6	P32			
	5	P31	Output type	0 = OD, 1 = PU	
3FF2H	4	P30			
	3	P23			
	2	P22	Output type	0 = OD, 1 = PU	
	1	P21	Suput type		
	0	P20			
	7	P53			
	6	P52	Output type	0 = OD, 1 = PU	
	5	P51		, in the second of the second	
3FF3H	4	P50			
	3	P43			
	2	P42	Output type	0 = OD, 1 = PU	
	1	P41			
	0	P40			
	7	-			
	6 5	Unused		This bit must be set to 0.	
		-			
3FF4H	3	P63			
	2	P63			
	1	P62	Output type	0 = OD, 1 = PU	
	0	P60			
	7	1 00			
	6	1			
	5	Unused		This bit must be set to 0.	
	4	1			
3FF5H	3	P83			
	2	P82			
	1	P81	Output type	0 = OD, 1 = PD	
	0	P80			
	7		ı		
	6	1			
	5	Unused		This bit must be set to 0.	
	4	1			
3FF6H	3				
	2	1		T. 17	
-	1	Unused		This bit must be set to 0.	
	0	1			
		•			

Continued from preceding page.

ROM area	Bit		Option specified	Option/data relationship				
	7		el es el es es					
	6	1						
	5	Unused		This bit must be set to 0.				
	4	1						
3FF7H	3	PC3						
3FF8H 3FF9H 3FFAH	2	PC2						
	1	PC1	Output type	0 = OD, 1 = PU				
	0	PC0						
	7	Unused	1	This bit must be set to 1.				
	6	Buffer out	put	0 = used, 1 = none				
	5	Buffer out	put with zero-cross bias input	0 = used, 1 = none				
255011	4	PD3						
эггоп	3	PD1						
	2	PC3	Inverter output	0 = inverter output, 1 = none				
	1	P43						
	0	P41						
	7							
	6	Unused		This bit must be set to 0.				
	5							
3FF9H	4							
	3							
	2	Unused		This bit must be set to 0.				
	1							
	0							
	7	-						
	6	Unused		This bit must be set to 0.				
	5	-						
3FFAH	3							
	2	-						
	1	Unused		This bit must be set to 0.				
	0	-						
	7							
	6	1						
	5	Unused		This bit must be set to 0.				
	4	1						
3FFBH	3							
	2	1		This his second has a set as 0				
	1	Unused		This bit must be set to 0.				
	0	1						
	7							
	6	Unused		This bit must be set to 0.				
	5	Jused		This bit filest be set to U.				
3FFCH	4							
	3							
	2	Unused		This bit must be set to 0.				
	1							
	0							
	7							
	6							
	5	-						
3FFDH	4	Reserved	. Must be set to predefined data values.	This data is generated by the assembler. If the assembler is not used, set this data to '00'.				
	3	-		ा तांच वंडडचााणंचा १५ तांचा पंडच्य, इसा तांड प्रविति ति एत .				
	2	-						
	1 0	-						
	ı u			Continued on next page				

Continued from preceding page.

ROM area	Bit	Option specified	Option/data relationship		
	7				
	6				
	5				
3FFEH	4	Reserved. Must be set to predefined data values.	This data is generated by the assembler.		
SFFER	3	Reserved. Must be set to predefined data values.	If the assembler is not used, set this data to '00'.		
	2				
	1				
	0				
	7				
	6				
	5				
3FFFH	4	Recorded Must be set to predefined data values	This data is generated by the assembler.		
JI I'FH	3	Reserved. Must be set to predefined data values.	If the assembler is not used, set this data to '00'.		
	2				
	1				
	0				

Usage Notes

1. Option specification

When using a Sanyo cross assembler with the LC66P5316, use the version called "LC66S.EXE" and specify the actual microcontroller to be evaluated with the CPU pseudoinstruction in the source file. The port options must be specified in the source file. The cross assembler will create an options code list in the option specification area (locations 3FF0H to 3FFFH). It is also possible to directly set up data in the option specification area. If this is done, the options must be specified according to the option code creation table shown on the following page.

2. Writing the EPROM

Use a special-purpose writing conversion board (the W66EP5316D for the DIP package, and the W66EP5316Q for the QFP package) to allow the EPROM programmers listed below to be used when writing the data created by the cross assembler to the LC66P5316.

• The EPROM programmers listed below can be used.

Manufacturer	Models that can be used			
Advantest	R4945, R4944A, R4943, or equivalent products			
Ando	AF9704			
AVAL	_			
Minato Electronics	MODEL1890A			

- The "27512 (V_{PP} 12.5 V) Intel high-speed write" technique must be used to write the EPROM. Set the address range to location 0 to 3FFFH. The DASEC jumper must be off.
- 3. Using the data security function

The data security function sets up the microcontroller in advance so that data that was written to the microcontroller EPROM cannot be read out.


Use the following procedure to enable the LC66P5316 data security function.


- Set the write conversion board DASEC jumper to the on position.
- Write the data to the EPROM once again.

At this time, since this function will operate, the EPROM programmer will issue an error. However, this error does not indicate that there was a problem in either the programmer or the LSI.

Notes: 1. If the data at all addresses was "FF" at step 2, the data security function will not be activated.

- 2. The data security function will not be activated at step 2 if the "blank → program → verify" operation sequence is used.
- 3. Always return the jumper to the off position after the data security function has been activated.





LC66P5316 (QFP)

Write board (W66EP5316Q)

Specifications

Absolute Maximum Ratings at $Ta=25^{\circ}C,\,V_{SS}=0~V$

Parameter	Symbol	Conditions	Ratings	Unit	Note
Maximum supply voltage	V _{DD} max	V _{DD}	-0.3 to +7.0	V	
Input voltage	V _{IN} 1	P2, P3 (except for the P33/HOLD pin), P61, and P63	-0.3 to +7.0	V	1
	V _{IN} 2	All other inputs	-0.3 to V _{DD} + 0.3	V	2
Output voltage	V _{OUT} 1	P2, P3 (except for the P33/HOLD pin), P61, and P63	-0.3 to +7.0	V	1
	V _{OUT} 2	All other inputs	-0.3 to V _{DD} + 0.3	V	2
	I _{ON} 1	P0, P1, P2, P3 (except for the P33/HOLD pin), P4, P5, P6, P8, PC, PD1, PD3	20	mA	3
Output ourrent ner nin	-l _{OP} 1	P0, P1, P4, P5	2	mA	4
Output current per pin	-I _{OP} 2	P2, P3 (except for the P33/HOLD pin), P6,P8, and PC	4	mA	4
	-I _{OP} 3	P41, P43, PC3, PD1, PD3, P81	10	mA	4
	ΣI _{ON} 1	P4, P5, P6, P8, PC	75	mA	3
Total pin current	ΣI _{ON} 2	P0, P1, P2, P3 (except for the P33/HOLD pin), PD1, PD3	75	mA	3
rotal pili current	Σ I _{OP} 1	P4, P5, P6, P8, PC	25	mA	4
	ΣI _{OP} 2	P0, P1, P2, P3 (except for the P33/HOLD pin), PD1, PD3	25	mA	4
Allowable power dissipation	Pd max	Ta = -30 to +70°C: DIP48S (QFP48E)	600 (430)	mW	5
Operating temperature	Topr		-30 to +70	~	
Storage temperature	Tstg		-55 to +125	℃	

Note: 1. Applies to pins with open-drain output specifications. For pins with other than open-drain output specifications, the ratings in the pin column for that pin apply.

- 2. For the oscillator input and output pins, levels up to the free-running oscillation level are allowed.
- 3. Sink current (Applies to P8 and PD when either the CMOS output specifications or the inverter array specifications have been selected.)
- 4. Source current (Applies to all pins except P8 and PD for which the pull-up output specifications, the CMOS output specifications, or the inverter array specifications have been selected. Applies to PD pins for which the inverter array specifications have been selected.) Contact your Sanyo representative for the electrical characteristics when the inverter array or buffer array options are specified.
- 5. We recommend the use of reflow soldering techniques to solder mount QFP packages.

 Please consult with your Sanyo representative for details on process conditions if the package itself is to be directly immersed in a solder dip bath (solder dip or spray techniques).

Allowable Operating Ranges at Ta = -30 to $+70^{\circ}$ C, $V_{SS} = 0$ V, $V_{DD} = 4.0$ to 5.5 V, unless otherwise specified.

Parameter	Symbol	Conditions	min	typ	max	Unit	Note
Operating supply voltage	V _{DD}	V _{DD}	4.0		5.5	V	
Memory retention supply voltage	retention supply voltage V _{DD} H V _{DD} : During hold mode		1.8		5.5	V	
	V _{IH} 1	P2, P3 (except for the P33/HOLD pin), P61, and P63: N-channel output transistor off	0.8 V _{DD}		+7.0	V	1
Input high-level voltage	V _{IH} 2	P33/HOLD, RES, OSC1: N-channel output transistor off	0.8 V _{DD}		V _{DD}	V	
	V _{IH} 3	P0, P1, P4, P5, PC, PD, PE: N-channel output transistor off	0.8 V _{DD}		V _{DD}	V	2
	V _{IL} 1	P2, P3 (except for the P33/HOLD pin), P6, RES, and OSC1: N-channel output transistor off	V _{SS}		0.2 V _{DD}	V	
Input low-level voltage	V _{IL} 2	P33/ HOLD : V _{DD} = 1.8 to 5.5 V	V _{SS}		0.2 V _{DD}	V	
	V _{IL} 3	P0, P1, P4, P5, PC, PD, PE, TEST: N-channel output transistor off	V _{SS}		0.2 V _{DD}	V	2
Operating frequency	fop	When the main oscillator is operating	0.4 (10)		4.20 (0.95)	MHz (µs)	
(instruction cycle time)	(Tcyc)	When the sub-oscillator is operating	30 (133.2)	32.768 (122)	100 (40)	kHz (µs)	
[External clock input conditions]	•						•
Frequency	f _{ext}	OSC1: Defined by Figure 1. Input the clock signal to OSC1 and leave OSC2 open. (External clock input must be selected as the oscillator circuit option.)	0.4		4.20	MHz	
Pulse width	t _{extH} , t _{extL}	OSC1: Defined by Figure 1. Input the clock signal to OSC1 and leave OSC2 open. (External clock input must be selected as the oscillator circuit option.)	100			ns	
Rise and fall times	t _{extR} , t _{extF}	OSC1: Defined by Figure 1. Input the clock signal to OSC1 and leave OSC2 open. (External clock input must be selected as the oscillator circuit option.)			30	ns	

Note: 1. Applies to pins with open-drain specifications. However, V_{IH}2 applies to the P33/HOLD pin.

When ports P2, P3, and P6 have CMOS output specifications they cannot be used as input pins.

^{2.} PC port pins with CMOS output specifications cannot be used as input pins.

Contact your Sanyo representative for the allowable operating ranges for P4, PC, and PD when the inverter array is used, and for P8 when the buffer array is used.

^{3.} Applies to pins with open-drain specifications. However, V_{IL}2 applies to the P33/HOLD pin. P2, P3, and P6 port pins with CMOS output specifications cannot be used as input pins.

Electrical Characteristics at Ta = -30 to $+70^{\circ}C$, $V_{SS} = 0$ V, $V_{DD} = 4.0$ to 5.5 V unless otherwise specified.

Parameter		Symbol	Conditions	min	typ	max	Unit	Note
		I _{IH} 1	P2, P3 (except for the P33/HOLD pin), P61, and P63: V _{IN} = +10.0 V, with the output Nch transistor off			5.0	μA	1
		I _{IH} 2	P0, P1, P4, P5, P6, PC, OSC1, and P33/ \overline{HOLD} (Does not apply to PD, PE, PC2, and PC3): $V_{IN} = V_{DD}$, with the output Nch transistor off			1.0	μA	1
Input high-level current		I _{IH} 3	PD, PC2, PC3, PE0, (When used as a port; does not apply when the sub-oscillator option is selected.): $V_{\rm IN} = V_{\rm DD}$, with the output Nch transistor off			1.0	μA	1
		I _{IH} 4	\overline{RES} : $V_{IN} = V_{DD}$, operating, halt mode		10		μΑ	1
		I _{IH} 5	\overline{RES} : $V_{IN} = V_{DD}$, hold mode			1.0	μΑ	1
		I _{IH} 6	PE1 (When used as a port; does not apply when the sub-oscillator option is selected.) : $V_{IN} = V_{DD}$			1.0	μΑ	1
		I _{IL} 1	Input ports other than PD, PE, PC2, and PC3: $V_{IN} = V_{SS}$, with the output Nch transistor off	-1.0			μA	2
Input low-level current		I _{IL} 2	PD, PC2, PC3, PE0: V _{IN} = V _{SS} , with the output Nch transistor off	-1.0			μA	2
, and a sound of		I _{IL} 3	RES: V _{IN} = V _{SS}		100		μA	1
		I _{IL} 4	PE1 (When used as a port; does not apply when the sub-oscillator option is selected.): $V_{\text{IN}} = V_{\text{SS}}$		20		μΑ	1
Output high-level voltage		V _{OH} 1	P2, P3 (except for the P33/HOLD pin), P6, P8, and PC: I _{OH} = -1 mA	V _{DD} – 1.0			V	3
Catput ingri-iever voltage		VOH I	P2, P3 (except for the P33/ HOLD pin), P6, P8, and PC: I _{OH} = -0.1 mA	V _{DD} – 0.5			V V	
/alue of the output pull-up	resistor	R _{PO}	P0, P1, P4, P5	30	100	150	k	4
Output low-level voltage		V _{OL} 1	P0, P1, P2, P3, P4, P5, P6, P8, and PC (except for the P33/ \overline{HOLD} pin): I_{OL} = 1.6 mA			0.4	V	5
Output low-level voltage	output low-level voltage		P0, P1, P2, P3, P4, P5, P6, P8, and PC (except for the P33/ \overline{HOLD} pin): I_{OL} = 8 mA			1.5	V	
		I _{OFF} 1	P2, P3, P61, P63: V _{IN} = +7.0 V			5.0	μΑ	6
Output off leakage current	t	I _{OFF} 2	Does not apply to P2, P3, P61, P63, and P8.: $V_{IN} = V_{DD}$			1.0	μA	6
		I _{OFF} 3	P8: $V_{IN} = V_{SS}$	-1.0			μA	7
[Schmitt characteristics]								
Hysteresis voltage		V _{HYS}	Do D	0.51/	0.1 V _{DD}	0.01/	V	
High-level threshold voltage	-	Vt H	P2, P3, P5, P6, OSC1 (EXT), RES	0.5 V _{DD}		0.8 V _{DD}	V	
Low-level threshold voltage	ge	Vt L		0.2 V _{DD}		0.5 V _{DD}	V	
[Ceramic oscillator] Oscillator frequency		4	OSC4 OSC3: Figure 2, 4 MHz		4.0		MHz	T
Oscillator frequency Oscillator stabilization time	Δ	fore	OSC1, OSC2: Figure 2, 4 MHz Figure 3, 4 MHz		4.0	10.0	ms	
[Crystal oscillator]	u	f _{CFS}	i igaic 0, 7 ivii iz			10.0	1115	
Oscillator frequency		f _{XT}	XT1, XT2: Figure 2, when the sub-oscillator option is selected, 32 kHz		32.768		kHz	
Oscillator stabilization time	e	f _{XTS}	Figure 3, when the sub-oscillator option is selected, 32 kHz		1.0	5.0	s	
[Serial clock]								
Cycle time	Input	tovor		0.9			μs	
Cycle time	Output	tCKCY	SCKO SCK1. With the timing of Figure 4 and	2.0			Tcyc	
Low-level and high-level	Input	t _{CKL}	SCK0, SCK1: With the timing of Figure 4 and the test load of Figure 5.	0.4			μs	
pulse widths	Output	tCKH		1.0			Тсус	
Rise an fall times	Output	t _{CKR} , t _{CKF}				0.1	μs	
[Serial input]	1							1
Data setup time		^t ICK	SI0, SI1: With the timing of Figure 4. Stipulated with respect to the rising edge (↑) of	0.3			μs	
Data hold time		^t CKI	SCK0 or SCK1.	0.3			μs	
[Serial output]								
Output delay time		t _{CKO}	SO0, SO1: With the timing of Figure 5 and the test load of Figure 5. Stipulated with respect to the falling edge (↓) of SCK0 or SCK1.			0.3	μs	

Continued from preceding page.

Parameter	Symbol	Conditions	min	typ	max	Unit	Note
[Pulse conditions]	•			•			•
INT0 high and low-level	t _{IOH} , t _{IOL}	INT0: Figure 6, conditions under which the INT0 interrupt can be accepted, conditions under which the timer 0 event counter or pulse width measurement input can be accepted	2			Тсус	
High and low-level pulse widths for interrupt inputs other than INT0	t _{IIH} , t _{IIL}	INT1, INT2: Figure 6, conditions under which the corresponding interrupt can be accepted	2			Тсус	
PIN1 high and low-level pulse widths	t _{PINH} , t _{PINL}	PIN1: Figure 6, conditions under which the timer 1 event counter input can be accepted	2			Тсус	
RES high and low-level pulse widths	t _{RSH} , t _{RSL}	RES: Figure 6, conditions under which reset can be applied.	3			Тсус	
Operating overent drain		V _{DD} : 4-MHz ceramic oscillator		6.0	12	mA	- 8
Operating current drain	I _{DD} OP	V _{DD} : 4-MHz external clock	ure 6, conditions under which the INTO can be accepted, conditions under timer 0 event counter or pulse width ment input can be accepted 2: Figure 6, conditions under which sponding interrupt can be accepted ure 6, conditions under which the vent counter input can be accepted ure 6, conditions under which reset yolied. Hz ceramic oscillator Hz ceramic oscillator Hz ceramic clock Hz ceramic clock Hz (main oscillator stopped), ator: crystal	12	mA] °	
		V _{DD} : 4-MHz ceramic clock		4.0	8	mA	
Halt mode current drain	I _{DDHALT}	V _{DD} : 32 kHz (main oscillator stopped), sub-oscillator: crystal		100	500	μА	
Hold mode current drain	I _{DDHOLD}	V _{DD} : V _{DD} = 1.8 to 5.5 V		0.01	10	μA	

- Note: 1. With the output Nch transistor off in shared I/O ports with the open-drain output specifications. These pins cannot be used as input pins if the CMOS output specifications are selected. When the port option is selected for PE.
 - 2. With the output Nch transistor off in shared I/O ports with the open-drain output specifications. The rating for the pull-up output specification pins is stipulated in terms of the output pull-up current IPO. These pins cannot be used as input pins if the CMOS output specifications are selected.
 - 3. With the output Nch transistor off for CMOS output specification pins. (Also applies when the Pch open-drain option is selected for P8.)
 - 4. With the output Nch transistor off for pull-up output specification pins.
 - 5. When CMOS output specifications are selected for P8.
 - 6. With the output Nch transistor off for open-drain output specification pins.
 - 7. With the output Pch transistor off for open-drain output specification pins.
 - Reset state

Comparator Characteristics at Ta = -30 to +70°C, $V_{SS} = 0$ V

Parameter	Symbol	Conditions	min	typ	max	Unit	Note
Absolute precision V _{CECM} AN1 to AN4: V _{DD} = 4.0 to 5.5 V			±1/2	±1	LSB	1	
Threshold voltage	V _{THCM}	V _{DD} = 4.0 to 5.5 V	V _{SS}		V _{DD}	V	
Input voltage	V _{INCM}	AN1 to AN4: V _{DD} = 4.0 to 5.5 V	V _{SS}		V _{DD}	V	
Conversion time	T _{CCM}	V _{DD} = 4.0 to 5.5 V			30	μs	

Note: 1. Does not include the quantization error.





Figure 1 External Clock Input Waveform






Figure 2 Ceramic Oscillator Circuit

Figure 3 Oscillator Stabilization Period

Table 1 Guaranteed Ceramic Oscillator Constants External capacitor type

Extern	urata Mfg. Co., Ltd.) C2 = 33 pF ± 10% Rd = 220 ± 5% C4 = 33 pF ± 10%		Built-in capacitor type		
4 MHz	C1 = 33 pF ± 10%	4 MHz			
(Murata Mfg. Co., Ltd.)	C2 = 33 pF ± 10%	(Murata Mfg. Co., Ltd.)	Rd = 220 ± 5%		
CSA4.00MG	Rd = 220 ± 5%	CST4.00MG			
4 MHz	C1 = 33 pF ± 10%	4 MHz			
(Kyocera Corporation)	C2 = 33 pF ± 10%	(Kyocera Corporation)			
KBR4.0MS	Rd = 0	KBR4.0MES			

Table 2 Guaranteed Crystal Oscillator Constants

32 kHz	C1 = 18 pF ± 10%
(Seiko Epson)	C2 = 18 pF ± 10%
C-002RX	Rd = 470 k ± 5%




Figure 4 Serial I/O Timing




Figure 5 Timing Load





Figure 6 Input Timing for the INT0, INT1, INT2, PIN1, and RES pins


Preconditions for mounting one-time programmable microprocessors

Usage Notes

Due to inherent structural considerations, it is impossible to fully test one-time programmable microprocessors before the PROM has been programmed, i.e. before shipment from the factory. We recommend that users screen products whose PROM has been written according to the following procedure to improve the reliability of these products.

- Due to the nature of the product, it is not possible to test write operations to all bits in one-time programmable microprocessors whose PROM has not been written. Therefore it may be impossible to guarantee a 100% yield on writing to these products. Please understand that no such guarantee may be made.
- Storage of products in the moisture-proof packed (unopened) state
- Store products in moisture-proof packages in an environment in which the temperature is no higher than 30°C and the relative humidity is no higher than 70%.
- Storage of products after opening the moisture-proof packaging
- After opening products that were packed in moisture-proof packaging, mount (solder) those products as soon as possible. Store products for no more than 96 hours after opening the moisture-proof packaging in an environment in which the temperature is no higher than 30°C and the relative humidity is no higher than 70%.
- a. Preconditions for mounting products that were programmed by the user b. Pro
- b. Preconditions for mounting products that were programmed by Sanyo





Sanyo ROM writing service

Sanyo provides a for-fee ROM writing service that includes writing the one-time programmable ROM, printing, screening, and read-out verification. Contact your Sanyo sales representative for details.

LC66XXXX Series Instruction Table (by function)

Abbreviations:

AC: Accumulator
E: E register
CF: Carry flag
ZF: Zero flag

HL: Data pointer DPH, DPL XY: Data pointer DPX, DPY

M: Data memory

M (HL): Data memory pointed to by the DPH, DPL data pointer

M (XY): Data memory pointed to by the DPX, DPY auxiliary data pointer

M2 (HL): Two words of data memory (starting on an even address) pointed to by the DPH, DPL data pointer

SP: Stack pointer

M2 (SP): Two words of data memory pointed to by the stack pointer M4 (SP): Four words of data memory pointed to by the stack pointer

in: n bits of immediate data

t2: Bit specification

t2	11	10	01	00
Bit	2 ³	22	21	20

PCh: Bits 8 to 11 in the PC
PCm: Bits 4 to 7 in the PC
PCl: Bits 0 to 3 in the PC
Fn: User flag, n = 0 to 15

TIMER0: Timer 0
TIMER1: Timer 1
SIO: Serial register

P: Port

P (i4): Port indicated by 4 bits of immediate data

INT: Interrupt enable flag

(), []: Indicates the contents of a location

←: Transfer direction, result

∀: Exclusive or
∧: Logical and
∨: Logical or
+: Addition
-: Subtraction

—: Taking the one's complement

	Mnemonic	Instruct	D ₃ D ₂ D ₁ D ₀	ber of	Number of cycles	Operation	Description	Affected status	Note
			$D_3D_2D_1D_0$	Nur byte	Syci			bits	
[Accumula	ator manipulation instru	ictions]				140 . 0		1	11
CLA	Clear AC	1 0 0 0	0 0 0 0	1	1	AC ← 0 (Equivalent to LAI 0.)	Clear AC to 0.	ZF	Has a vertical skip function.
DAA	Decimal adjust AC in addition	1 1 0 0 0 0 1 0	1 1 1 1 0	2	2	AC ← (AC) + 6 (Equivalent to ADI 6.)	Add six to AC.	ZF	
DAS	Decimal adjust AC in subtraction	1 1 0 0 0 0 1 0	1 1 1 1 1 1 1 0 1 0	2	2	AC ← (AC) + 10 (Equivalent to ADI 0AH.)	Add 10 to AC.	ZF	
CLC	Clear CF	0 0 0 1	1 1 1 0	1	1	CF ← 0	Clear CF to 0.	CF	
STC	Set CF	0 0 0 1	1 1 1 1	1	1	CF ← 1	Set CF to 1.	CF	
СМА	Complement AC	0 0 0 1	1 0 0 0	1	1	$AC \leftarrow (\overline{AC})$	Take the one's complement of AC.	ZF	
IA	Increment AC	0 0 0 1	0 1 0 0	1	1	AC ← (AC) + 1	Increment AC.	ZF, CF	
DA	Decrement AC	0 0 1 0	0 1 0 0	1	1	AC ← (AC) – 1	Decrement AC.	ZF, CF	
RAR	Rotate AC right through CF	0 0 0 1	0 0 0 0	1	1	$\begin{array}{l} AC_3 \leftarrow (CF), \\ ACn \leftarrow (ACn + 1), \\ CF \leftarrow (AC_0) \end{array}$	Shift AC (including CF) right.	CF	
RAL	Rotate AC left through CF	0 0 0 0	0 0 0 1	1	1	$ \begin{aligned} &AC_0 \leftarrow (CF), \\ &ACn + 1 \leftarrow (ACn), \\ &CF \leftarrow (AC_3) \end{aligned} $	Shift AC (including CF) left.	CF, ZF	
TAE	Transfer AC to E	0 1 0 0	0 1 0 1	1	1	E ← (AC)	Transfer the contents of AC to E.		
TEA	Transfer E to AC	0 1 0 0	0 1 1 0	1	1	$AC \leftarrow (E)$	Transfer the contents of E to AC.	ZF	
XAE	Exchange AC with E	0 1 0 0	0 1 0 0	1	1	$(AC) \leftrightarrow (E)$	Exchange the contents of AC and E.		
[Memory	manipulation instruction	ns]		•					•
IM	Increment M	0 0 0 1	0 0 1 0	1	1	M (HL) ← [M (HL)] + 1	Increment M (HL).	ZF, CF	
DM	Decrement M	0 0 1 0	0 0 1 0	1	1	M (HL) ← [M (HL)] – 1	Decrement M (HL).	ZF, CF	
IMDR i8	Increment M direct	1 1 0 0 I ₇ I ₆ I ₅ I ₄	0 1 1 1 1 I_3 I_2 I_1 I_0	2	2	M (i8) ← [M (i8)] + 1	Increment M (i8).	ZF, CF	
DMDR i8	Decrement M direct	1 1 0 0 I ₇ I ₆ I ₅ I ₄		2	2	M (i8) ← [M (i8)] − 1	Decrement M (i8).	ZF, CF	
SMB t2	Set M data bit	0 0 0 0	1 1 t ₁ t ₀	1	1	[M (HL), t2] ← 1	Set the bit in M (HL) specified by t0 and t1 to 1.		
RMB t2	Reset M data bit	0 0 1 0	1 1 t ₁ t ₀	1	1	[M (HL), t2] ← 0	Clear the bit in M (HL) specified by t0 and t1 to 0.	ZF	
[Arithmeti	c, logic and comparisor	n instructions							
AD	Add M to AC	0 0 0 0	0 1 1 0	1	1	AC ← (AC) + [M (HL)]	Add the contents of AC and M (HL) as two's complement values and store the result in AC.	ZF, CF	
ADDR i8	Add M direct to AC	1 1 0 0 I ₇ I ₆ I ₅ I ₄	1 0 0 1 I ₃ I ₂ I ₁ I ₀	2	2	AC ← (AC) + [M (i8)]	Add the contents of AC and M (i8) as two's complement values and store the result in AC.	ZF, CF	
ADC	Add M to AC with CF	0 0 0 0	0 0 1 0	1	1	AC ← (AC) + [M (HL)] + (CF)	Add the contents of AC, M (HL) and C as two's complement values and store the result in AC.	ZF, CF	
ADI i4	Add immediate data to AC	1 1 0 0 0 0 0 1 0	1 1 1 1 1 ₃ 1 ₂ 1 ₁ 1 ₀	2	2	$AC \leftarrow (AC) + I_3, I_2, I_1, I_0$	Add the contents of AC and the immediate data as two's complement values and store the result in AC.	ZF	
SUBC	Subtract AC from M with CF	0 0 0 1	0 1 1 1	1	1	AC ← [M (HL)] − (AC) − (CF)	Subtract the contents of AC and \overline{CF} from M (HL) as two's complement values and store the result in AC.	ZF, CF	CF will be zero there was a borrow and or otherwise.
ANDA	And M with AC then store AC	0 0 0 0	0 1 1 1	1	1	AC ← (AC) ∧ [M (HL)]	Take the logical and of AC and M (HL) and store the result in AC.	ZF	
ORA	Or M with AC then store AC	0 0 0 0	0 1 0 1	1	1	$\begin{array}{c} AC \leftarrow (AC) \ \lor \\ [M \ (HL)] \end{array}$	Take the logical or of AC and M (HL) and store the result in AC.	ZF	

Continued on next page.

No. 5489-21/28

Continued from preceding page.

	Mnemonic	Instruction code D ₇ D ₆ D ₅ D ₄ D ₃ D ₂ D ₁ D ₀		oer of	မ် စ် Operation	Operation	Description	Affected status	Note
	Wilemonic	D ₇ D ₆ D ₅ D ₄	$D_3 D_2 D_1 D_0$	Numb bytes	Numb cycle	Speration	Description	bits	Note
[Arithmeti	c, logic and compariso								
EXL	Exclusive or M with AC then store AC	0 0 0 1	0 1 0 1	1	1	AC ← (AC) ∀ [M (HL)]	Take the logical exclusive or of AC and M (HL) and store the result in AC.	ZF	
ANDM	And M with AC then store M	0 0 0 0	0 0 1 1	1	1	M (HL) ← (AC) ∧ [M (HL)]	Take the logical and of AC and M (HL) and store the result in M (HL).	ZF	
ORM	Or M with AC then store M	0 0 0 0	0 1 0 0	1	1	M (HL) ← (AC) ∨ [M (HL)]	Take the logical or of AC and M (HL) and store the result in M (HL).	ZF	
СМ	Compare AC with M	0 0 0 1	0 1 1 0	1	1	[M (HL)] + (AC) + 1	Compare the contents of AC and M (HL) and set or clear CF and ZF according to the result. Magnitude comparison [M (HL)] > (AC) 0 0 0 [M (HL)] = (AC) 1 1 [M (HL)] < (AC) 1 0	ZF, CF	
Cl i4	Compare AC with immediate data	1 1 0 0 1 0	1 1 1 1 1 ₃ 1 ₂ 1 ₁ 1 ₀	2	2	I ₃ I ₂ I ₁ I ₀ + (AC) + 1	$ \begin{array}{c cccc} Compare the contents of AC\\ and the immediate data\\ I_3\ I_2\ I_1\ I_0\ and\ set\ or\ clear\ CF\\ and\ ZF\ according\ to\ the\ result.\\ \hline \hline & Magnitude\\ comparison & CF & ZF\\ \hline & I_3\ I_2\ I_1\ I_0 > AC & 0 & 0\\ I_3\ I_2\ I_1\ I_0 = AC & 1 & 1\\ I_3\ I_2\ I_1\ I_0 < AC & 1 & 0\\ \hline \end{array} $	ZF, CF	
CLI i4	Compare DP _L with immediate data	1 1 0 0 1 1		2	2	$ZF \leftarrow 1$ if $(DP_L) = I_3 I_2 I_1 I_0$ $ZF \leftarrow 0$ if $(DP_L) = I_3 I_2 I_1 I_0$	Compare the contents of DP _L with the immediate data. Set ZF if identical and clear ZF if not.	ZF	
CMB t2	Compare AC bit with M data bit	1 1 0 0		2	2	$ZF \leftarrow 1$ if $(AC, t2) = [M (HL), t2]$ $ZF \leftarrow 0$ if $(AC, t2)$ $[M (HL), t2]$	Compare the corresponding bits specified by t0 and t1 in AC and M (HL). Set ZF if identical and clear ZF if not.	ZF	
[Load and	store instructions]								
LAE	Load AC and E from M2 (HL)	0 1 0 1	1 1 0 0	1	1	AC ← M (HL), E ← M (HL + 1)	Load the contents of M2 (HL) into AC, E.		
LAI i4	Load AC with immediate data	1 0 0 0	l ₃ l ₂ l ₁ l ₀	1	1	AC ← I ₃ I ₂ I ₁ I ₀	Load the immediate data into AC.	ZF	Has a vertical skip function
LADR i8	Load AC from M direct	1 1 0 0 I ₇ I ₆ I ₅ I ₄	0 0 0 1 l ₃ l ₂ l ₁ l ₀	2	2	AC ← [M (i8)]	Load the contents of M (i8) into AC.	ZF	
S	Store AC to M	0 1 0 0	0 1 1 1	1	1	M (HL) ← (AC)	Store the contents of AC into M (HL).		
SAE	Store AC and E to M2 (HL)	0 1 0 1	1 1 1 0	1	1	M (HL) ← (AC) M (HL + 1) ← (E)	Store the contents of AC, E into M2 (HL).		
LA reg	Load AC from M (reg)	0 1 0 0	1 0 t ₀ 0	1	1	AC ← [M (reg)]	Load the contents of M (reg) into AC. The reg is either HL or XY depending on t ₀ . reg T ₀ HL 0 XY 1	ZF	

Continued from preceding page.

	Mnemonic	Instructi	on code D ₃ D ₂ D ₁ D ₀	oer of	oer of	Operation	Description	Affected status	Note
	Whemonic	D ₇ D ₆ D ₅ D ₄	$D_3 D_2 D_1 D_0$	Num bytes	Number of cycles	Operation	Description	bits	14010
[Load and	store instructions]			•					
LA reg, I	Load AC from M (reg) then increment reg	0 1 0 0	1 0 t ₀ 1	1	2	$\begin{aligned} &AC \leftarrow [M\ (reg)] \\ &DP_L \leftarrow (DP_L) + 1 \\ ∨\ DP_Y \leftarrow (DP_Y) + 1 \end{aligned}$	Load the contents of M (reg) into AC. (The reg is either HL or XY.) Then increment the contents of either DP _L or DP _Y . The relationship between t ₀ and reg is the same as that for the LA reg instruction.	ZF	ZF is set according to the result of incrementing DP _L or DP _Y .
LA reg, D	Load AC from M (reg) then decrement reg	0 1 0 1	1 0 t ₀ 1	1	2	$\begin{aligned} & AC \leftarrow [M \ (reg)] \\ & DP_L \leftarrow (DP_L) - 1 \\ & or \ DP_Y \leftarrow (DP_Y) - 1 \end{aligned}$	Load the contents of M (reg) into AC. (The reg is either HL or XY.) Then decrement the contents of either DP _L or DP _Y . The relationship between t ₀ and reg is the same as that for the LA reg instruction.	ZF	ZF is set according to the result of decrementing DP _L or DP _Y .
XA reg	Exchange AC with M (reg)	0 1 0 0	1 1 t ₀ 0	1	1	$(AC) \leftrightarrow [M (reg)]$	Exchange the contents of M (reg) and AC. The reg is either HL or XY depending on t ₀ . Teg T ₀ HL 0 XY 1		
XA reg, I	Exchange AC with M (reg) then increment reg	0 1 0 0	1 1 t ₀ 1	1	2	$ \begin{aligned} & (AC) \leftrightarrow [M \ (reg)] \\ & DP_L \leftarrow (DP_L) + 1 \\ & \text{or } DP_Y \leftarrow (DP_Y) + 1 \end{aligned} $	Exchange the contents of M (reg) and AC. (The reg is either HL or XY.) Then increment the contents of either DP _L or DP _Y . The relationship between t ₀ and reg is the same as that for the XA reg instruction.	ZF	ZF is set according to the result of incrementing DP _L or DP _Y .
XA reg, D	Exchange AC with M (reg) then decrement reg	0 1 0 1	1 1 t ₀ 1	1	2	$ \begin{aligned} & (AC) \leftrightarrow [M \ (reg)] \\ & DP_L \leftarrow (DP_L) - 1 \\ & \text{or } DP_Y \leftarrow (DP_Y) - 1 \end{aligned} $	Exchange the contents of M (reg) and AC. (The reg is either HL or XY.) Then decrement the contents of either DP _L or DP _Y . The relationship between t ₀ and reg is the same as that for the XA reg instruction.	ZF	ZF is set according to the result of decrementing DP _L or DP _Y .
XADR i8	Exchange AC with M direct		1 0 0 0 l ₃ l ₂ l ₁ l ₀	2	2	(AC) ↔ [M (i8)]	Exchange the contents of AC and M (i8).		
LEAI i8	Load E & AC with immediate data		0 1 1 0 l ₃ l ₂ l ₁ l ₀	2	2	$E \leftarrow I_7 I_6 I_5 I_4 AC \leftarrow I_3 I_2 I_1 I_0$	Load the immediate data i8 into E, AC.		
RTBL	Read table data from program ROM	0 1 0 1	1 0 1 0	1	2	E, AC ← [ROM (PCh, E, AC)]	Load into E, AC the ROM data at the location determined by replacing the lower 8 bits of the PC with E, AC.		
RTBLP	Read table data from program ROM then output to P4, 5	0 1 0 1	1 0 0 0	1	2	Port 4, 5 ← [ROM (PCh, E, AC)]	Output from ports 4 and 5 the ROM data at the location determined by replacing the lower 8 bits of the PC with E, AC.		
[Data poir	nter manipulation instru	ctions]	T		ı		T	T	T
LDZ i4	Load DP _H with zero and DP _L with immediate data respectively	0 1 1 0	l ₃ l ₂ l ₁ l ₀	1	1	$\begin{array}{c} DP_H \leftarrow 0 \\ DPL \leftarrow I_3 I_2 I_1 I_0 \end{array}$	Load zero into DP _H and the immediate data i4 into DP _L .		
LHI i4	Load DP _H with immediate data	1 1 0 0 0 0 0 0	1 1 1 1 I ₃ I ₂ I ₁ I ₀	2	2	$DP_H \leftarrow I_3 \; I_2 \; I_1 \; I_0$	Load the immediate data i4 into DP _H .		
LLI i4	Load DP _L with immediate data	1 1 0 0 0 0 0 1	1 1 1 1 	2	2	DP _L ← I ₃ I ₂ I ₁ I ₀	Load the immediate data i4 into DP _L .		
LHLI i8	Load DP _H , DP _L with immediate data	1 1 0 0 I ₇ I ₆ I ₅ I ₄		2	2	$\begin{array}{c} DP_H \leftarrow I_7 \; I_6 \; I_5 \; I_4 \\ DP_L \leftarrow I_3 \; I_2 \; I_1 \; I_0 \end{array}$	Load the immediate data into DL _H , DP _L .		
LXYI i8	Load DP _X , DP _Y with immediate data	1 1 0 0 I ₇ I ₆ I ₅ I ₄	0 0 0 0 l ₃ l ₂ l ₁ l ₀	2	2	$\begin{array}{c} DP_X \leftarrow I_7 \; I_6 \; I_5 \; I_4 \\ DP_Y \leftarrow I_3 \; I_2 \; I_1 \; I_0 \end{array}$	Load the immediate data into DL_X , DP_Y .		

Continued on next page.

No. 5489-23/28

Continued from preceding page.

	Mnemonic	Instruction D ₇ D ₆ D ₅ D ₄	on code D ₃ D ₂ D ₄ D ₂	umber of tes	Number of cycles	Operation	Description	Affected status bits	Note
[Data poi	nter manipulation instru		-3-2-1-0	Zδ	Źΰ				
IL	Increment DP _L	0 0 0 1	0 0 0 1	1	1	$DP_L \leftarrow (DP_L) + 1$	Increment the contents of DP _L .	ZF	
DL	Decrement DP _L	0 0 1 0	0 0 0 1	1	1	$DP_L \leftarrow (DP_L) - 1$	Decrement the contents of DP _L .	ZF	
IY	Increment DP _Y	0 0 0 1	0 0 1 1	1	1	$DP_Y \leftarrow (DP_Y) + 1$	Increment the contents of DP _Y .	ZF	
DY	Decrement DP _Y	0 0 1 0	0 0 1 1	1	1	$DP_Y \leftarrow (DP_Y) - 1$	Decrement the contents of DP _Y .	ZF	
TAH	Transfer AC to DP _H	1 1 0 0 1 1 1 1	1 1 1 1 0 0 0 0	2	2	DP _H ← (AC)	Transfer the contents of AC to DP _H .		
THA	Transfer DP _H to AC	1 1 0 0 1 1 1 0	1 1 1 1 0 0 0 0	2	2	$AC \leftarrow (DP_H)$	Transfer the contents of DP _H to AC.	ZF	
XAH	Exchange AC with DP _H	0 1 0 0	0 0 0 0	1	1	$(AC) \leftrightarrow (DP_H)$	Exchange the contents of AC and DP _H .		
TAL	Transfer AC to DP _L	1 1 0 0 1 1 1 1	1 1 1 1 0 0 0 1	2	2	$DP_L \leftarrow (AC)$	Transfer the contents of AC to DP _L .		
TLA	Transfer DP _L to AC	1 1 0 0 1 1 1 0	1 1 1 1 0 0 0 1	2	2	$AC \leftarrow (DP_L)$	Transfer the contents of DP _L to AC.	ZF	
XAL	Exchange AC with DP _L	0 1 0 0	0 0 0 1	1	1	$(AC) \leftrightarrow (DP_L)$	Exchange the contents of AC and DP _L .		
TAX	Transfer AC to DP _X	1 1 0 0 1 1 1 1	1 1 1 1 0 0 1 0	2	2	$DP_X \leftarrow (AC)$	Transfer the contents of AC to DP_X .		
TXA	Transfer DP _X to AC	1 1 0 0 1 1 1 0	1 1 1 1 0 0 1 0	2	2	$AC \leftarrow (DP_X)$	Transfer the contents of DP_X to $AC.$	ZF	
XAX	Exchange AC with DP _X	0 1 0 0	0 0 1 0	1	1	$(AC) \leftrightarrow (DP_X)$	Exchange the contents of AC and DP _X .		
TAY	Transfer AC to DP _Y	1 1 0 0 1 1 1 1	1 1 1 1 0 0 1 1	2	2	$DP_Y \leftarrow (AC)$	Transfer the contents of AC to DP _Y .		
TYA	Transfer DP _Y to AC	1 1 0 0 1 1 1 0	1 1 1 1 0 0 1 1	2	2	$AC \leftarrow (DP_Y)$	Transfer the contents of DP _Y to AC.	ZF	
XAY	Exchange AC with DP _Y	0 1 0 0	0 0 1 1	1	1	$(AC) \leftrightarrow (DP_Y)$	Exchange the contents of AC and DP _Y .		
[Flag mai	nipulation instructions]								
SFB n4	Set flag bit	0 1 1 1	n ₃ n ₂ n ₁ n ₀	1	1	Fn ← 1	Set the flag specified by n4 to 1.		
RFB n4	Reset flag bit	0 0 1 1	n ₃ n ₂ n ₁ n ₀	1	1	Fn ← 0	Reset the flag specified by n4 to 0.	ZF	
[Jump an	d subroutine instruction	s]				1	T		ı
JMP addr	Jump in the current bank	1 1 1 0 P ₇ P ₆ P ₅ P ₄	P ₁₁ P ₁₀ P ₉ P ₈ P ₃ P ₂ P ₁ P ₀	2	2	PC13, 12 ← PC13, 12 PC11 to 0 ← P ₁₁ to P ₈	Jump to the location in the same bank specified by the immediate data P12.		This becomes PC12 + (PC12) immediately following a BANK instruction.
JPEA	Jump to the address stored at E and AC in the current page	0 0 1 0	0 1 1 1	1	1	PC13 to 8 ← PC13 to 8, PC7 to 4 ← (E), PC3 to 0 ← (AC)	Jump to the location determined by replacing the lower 8 bits of the PC by E, AC.		
CAL addr	Call subroutine	0 1 0 1 P ₇ P ₆ P ₅ P ₄	0 P ₁₀ P ₉ P ₈ P ₃ P ₂ P ₁ P ₀	2	2	$\begin{array}{l} \text{PC13 to } 11 \leftarrow 0, \\ \text{PC10 to } 0 \leftarrow \\ \text{P}_{10} \text{ to } \text{P}_{0}, \\ \text{M4 (SP)} \leftarrow \\ (\text{CF, ZF, PC13 to 0}), \\ \text{SP} \leftarrow (\text{SP})\text{-4} \end{array}$	Call a subroutine.		
CZP addr	Call subroutine in the zero page	1 0 1 0	P ₃ P ₂ P ₁ P ₀	1	2	$\begin{array}{l} \text{PC13 to 6,} \\ \text{PC10} \leftarrow \text{0,} \\ \text{PC5 to 2} \leftarrow \text{P}_3 \text{ to P}_0, \\ \text{M4 (SP)} \leftarrow \\ (\text{CF, ZF, PC12 to 0),} \\ \text{SP} \leftarrow \text{SP-4} \end{array}$	Call a subroutine on page 0 in bank 0.		
BANK	Change bank	0 0 0 1	1 0 1 1	1	1		Change the memory bank and register bank.		

Continued from preceding page.

	Mnemonic		oction code $D_4 D_3 D_2 D_1 D_0$		er of			Affected	
	Mnemonic	D ₇ D ₆ D ₅ D ₄	D ₃ D ₂ D ₁ D ₀	Numbe bytes	Number cycles	Operation	Description	status bits	Note
[Jump and	d subroutine instruction					I	I		I
PUSH	Push reg on M2 (SP)		1 1 1 1 1 i ₁ i ₀ 0	2	2	$M2 (SP) \leftarrow (reg)$ $SP \leftarrow (SP) - 2$	Store the contents of reg in M2 (SP). Subtract 2 from SP after the store. Teg i ₁ i ₀ HL 0 0 XY 0 1 AE 1 0 Illegal value 1 1		
POP reg	Pop reg off M2 (SP)	1 1 0 0 1 1 1 0		2	2	$SP \leftarrow (SP) + 2$ $reg \leftarrow [M2 (SP)]$	Add 2 to SP and then load the contents of M2(SP) into reg. The relation between i1i0 and reg is the same as that for the PUSH reg instruction.		
RT	Return from subroutine	0 0 0 1	1 1 0 0	1	2	SP ← (SP) + 4 PC ← [M4 (SP)]	Return from a subroutine or interrupt handling routine. ZF and CF are not restored.		
RTI	Return from interrupt routine	0 0 0 1	1 1 0 1	1	2	$\begin{array}{c} SP \leftarrow (SP) + 4 \\ PC \leftarrow [M4 \ (SP)] \\ CF, \ ZF \leftarrow [M4 \ (SP)] \end{array}$	Return from a subroutine or interrupt handling routine. ZF and CF are restored.	ZF, CF	
[Branch ir	nstructions]								
BAt2 addr	Branch on AC bit	1 1 0 1 P ₇ P ₆ P ₅ P ₄	0 0 t ₁ t ₀ P ₃ P ₂ P ₁ P ₀	2	2	PC7 to $0 \leftarrow P_7 P_6 P_5 P_4 P_3 P_2 P_1 P_0$ if (AC, t2) = 1	Branch to the location in the same page specified by P_7 to P_0 if the bit in AC specified by the immediate data t_1 t_0 is one.		
BNAt2 addr	Branch on no AC bit	1 0 0 1 P ₇ P ₆ P ₅ P ₄	0 0 t ₁ t ₀ P ₃ P ₂ P ₁ P ₀	2	2	$\begin{array}{c} \text{PC7 to 0} \leftarrow \\ \text{P}_7 \text{P}_6 \text{P}_5 \text{P}_4 \\ \text{P}_3 \text{P}_2 \text{P}_1 \text{P}_0 \\ \text{if (AC, t2)} = 0 \end{array}$	Branch to the location in the same page specified by P_7 to P_0 if the bit in AC specified by the immediate data t_1 t_0 is zero.		
BMt2 addr	Branch on M bit	1 1 0 1 P ₇ P ₆ P ₅ P ₄	0 1 t ₁ t ₀ P ₃ P ₂ P ₁ P ₀	2	2	PC7 to $0 \leftarrow$ $P_7 P_6 P_5 P_4$ $P_3 P_2 P_1 P_0$ if [M (HL),t2] = 1	Branch to the location in the same page specified by P_7 to P_0 if the bit in M (HL) specified by the immediate data t_1 t_0 is one.		
BNMt2 addr	Branch on no M bit	1 0 0 1 P ₇ P ₆ P ₅ P ₄	0 1 t ₁ t ₀ P ₃ P ₂ P ₁ P ₀	2	2	PC7 to $0 \leftarrow$ $P_7 P_6 P_5 P_4$ $P_3 P_2 P_1 P_0$ if [M (HL),t2] $= 0$	Branch to the location in the same page specified by P_7 to P_0 if the bit in M (HL) specified by the immediate data t_1 t_0 is zero.		
BPt2 addr	Branch on Port bit	1 1 0 1 P ₇ P ₆ P ₅ P ₄	1 0 t ₁ t ₀ P ₃ P ₂ P ₁ P ₀	2	2	PC7 to $0 \leftarrow$ $P_7 P_6 P_5 P_4$ $P_3 P_2 P_1 P_0$ if $[P (DP_L), 12]$ = 1	Branch to the location in the same page specified by P_7 to P_0 if the bit in port (DP _L) specified by the immediate data t_1 t_0 is one.		Internal control registers can also be tested by executing this instruction immediately after a BANK instruction. However, this is limited to registers that can be read out.
BNPt2 addr	Branch on no Port bit	1 0 0 1 P ₇ P ₆ P ₅ P ₄	1 0 t ₁ t ₀ P ₃ P ₂ P ₁ P ₀	2	2	PC7 to $0 \leftarrow$ P ₇ P ₆ P ₅ P ₄ P ₃ P ₂ P ₁ P ₀ if [P (DP _L), t2] = 0	Branch to the location in the same page specified by P_7 to P_0 if the bit in port (DP _L) specified by the immediate data t_1 t_0 is zero.		Internal control registers can also be tested by executing this instruction immediately after a BANK instruction. However, this is limited to registers that can be read out.

Continued from preceding page.

	Mnemonic			ber of	oer of s	Operation	Description	Affected status	Note
	WITEMOTIC	D ₇ D ₆ D ₅ D ₄	$D_3 D_2 D_1 D_0$	Numk bytes	Numb cycle	Operation	Description	bits	Note
[Branch ir	nstructions]						T.		
BC addr	Branch on CF	1 1 0 1 P ₇ P ₆ P ₅ P ₄	1 1 0 0 P ₃ P ₂ P ₁ P ₀	2	2	PC7 to $0 \leftarrow P_7 P_6 P_5 P_4 P_3 P_2 P_1 P_0$ if (CF) = 1	Branch to the location in the same page specified by P ₇ to P ₀ if CF is one.		
BNC addr	Branch on no CF	1 0 0 1 P ₇ P ₆ P ₅ P ₄		2	2	PC7 to $0 \leftarrow P_7 P_6 P_5 P_4 P_3 P_2 P_1 P_0$ if (CF) = 0	Branch to the location in the same page specified by P ₇ to P ₀ if CF is zero.		
BZ addr	Branch on ZF	1 1 0 1 P ₇ P ₆ P ₅ P ₄	1 1 0 1 P ₃ P ₂ P ₁ P ₀	2	2	PC7 to $0 \leftarrow P_7 P_6 P_5 P_4 P_3 P_2 P_1 P_0$ if $(ZF) = 1$	Branch to the location in the same page specified by P ₇ to P ₀ if ZF is one.		
BNZ addr	Branch on no ZF	1 0 0 1 P ₇ P ₆ P ₅ P ₄		2	2	PC7 to $0 \leftarrow P_7 P_6 P_5 P_4 P_3 P_2 P_1 P_0$ if $(ZF) = 0$	Branch to the location in the same page specified by P ₇ to P ₀ if ZF is zero.		
BFn4 addr	Branch on flag bit		n ₃ n ₂ n ₁ n ₀ P ₃ P ₂ P ₁ P ₀		2	PC7 to $0 \leftarrow P_7 P_6 P_5 P_4 P_3 P_2 P_1 P_0$ if (Fn) = 1	Branch to the location in the same page specified by P ₀ to P ₇ if the flag (of the 16 user flags) specified by n ₃ n ₂ n ₁ n ₀ is one.		
BNFn4 addr	Branch on no flag bit	1 0 1 1 P ₇ P ₆ P ₅ P ₄	n ₃ n ₂ n ₁ n ₀ P ₃ P ₂ P ₁ P ₀	2	2	PC7 to $0 \leftarrow P_7 P_6 P_5 P_4 P_3 P_2 P_1 P_0$ if (Fn) = 0	Branch to the location in the same page specified by P ₀ to P ₇ if the flag (of the 16 user flags) specified by n ₃ n ₂ n ₁ n ₀ is zero.		
[I/O instru	ctions]	T	Г		1	ı	1		
IP0	Input port 0 to AC	0 0 1 0	0 0 0 0	1	1	AC ← (P0)	Input the contents of port 0 to AC.	ZF	
IP	Input port to AC	0 0 1 0	0 1 1 0	1	1	$AC \leftarrow [P (DP_L)]$	Input the contents of port P (DP _L) to AC.	ZF	
IPM	Input port to M	0 0 0 1	1 0 0 1	1	1	$M (HL) \leftarrow [P (DP_L)]$	Input the contents of port P (DP _L) to M (HL).		
IPDR i4	Input port to AC direct	1 1 0 0 0 0 1 1 0	1 1 1 1 I ₃ I ₂ I ₁ I ₀	2	2	AC ← [P (i4)]	Input the contents of P (i4) to AC.	ZF	
IP45	Input port 4, 5 to E, AC respectively	1 1 0 0 1	1 1 1 1 0 0	2	2	E ← [P (4)] AC ← [P (5)]	Input the contents of ports P (4) and P (5) to E and AC respectively.		
OP	Output AC to port	0 0 1 0	0 1 0 1	1	1	$P (DP_L) \leftarrow (AC)$	Output the contents of AC to port P (DP _L).		
ОРМ	Output M to port	0 0 0 1	1 0 1 0	1	1	$P\left(DP_L\right) \leftarrow \left[M\left(HL\right)\right]$	Output the contents of M (HL) to port P (DP _L).		
OPDR i4	Output AC to port direct	1 1 0 0 0 0 1 1 1	1 1 1 1 I ₃ I ₂ I ₁ I ₀	2	2	P (i4) ← (AC)	Output the contents of AC to P (i4).		
OP45	Output E, AC to port 4, 5 respectively	1 1 0 0 1	1 1 1 1 0 1 0 1	2	2	$\begin{array}{c} P (4) \leftarrow (E) \\ P (5) \leftarrow (AC) \end{array}$	Output the contents of E and AC to ports P (4) and P (5) respectively.		
SPB t2	Set port bit	0 0 0 0	1 0 t ₁ t ₀	1	1	[P (DP _L), t2] ← 1	Set to one the bit in port P (DP _L) specified by the immediate data t ₁ t ₀ .		
RPB t2	Reset port bit	0 0 1 0	1 0 t ₁ t ₀	1	1	$[P\ (DP_L),t2]\leftarrow 0$	Clear to zero the bit in port P (DP _L) specified by the immediate data t ₁ t ₀ .	ZF	
ANDPDR i4, p4	And port with immediate data then output	1 1 0 0 I ₃ I ₂ I ₁ I ₀	0 1 0 1 P ₃ P ₂ P ₁ P ₀	2	2	$ \begin{array}{c} P \; (P_3 \; to \; P_0) \leftarrow \\ [P \; (P_3 \; to \; P_0)] \; \vee \\ I_3 \; to \; I_0 \end{array} $	Take the logical AND of P (P_3 to P_0) and the immediate data $I_3 I_2 I_1 I_0$ and output the result to P (P_3 to P_0).	ZF	
ORPDR i4, p4	Or port with immediate data then output	1 1 0 0 I ₃ I ₂ I ₁ I ₀	0 1 0 0 P ₃ P ₂ P ₁ P ₀	2	2	$P (P_3 \text{ to } P_0) \leftarrow [P (P_3 \text{ to } P_0)] \vee \\ I_3 \text{ to } I_0$	Take the logical OR of P (P_3 to P_0) and the immediate data $I_3 I_2 I_1 I_0$ and output the result to P (P_3 to P_0).	ZF	

Continued from preceding page.

	Mnemonic	Instructi	D ₅ D ₄ D ₃ D ₂ D ₁ D ₀		Number of cycles	Operation	Description	Affected status	Note
	Willemonie	D ₇ D ₆ D ₅ D ₄	$D_3 D_2 D_1 D_0$	Num bytes	Num cycle	Operation	Description	bits	Note
[Timer cor	ntrol instructions]								
WTTM0	Write timer 0	1 1 0 0	1 0 1 0	1	2	TIMER0 \leftarrow [M2 (HL)], (AC)	Write the contents of M2 (HL), AC into the timer 0 reload register.		
WTTM1	Write timer 1	1 1 0 0 1 1 1 1	1 1 1 1 0 1 0 0	2	2	TIMER1 ← (E), (AC)	Write the contents of E, AC into the timer 1 reload register A.		
RTIM0	Read timer 0	1 1 0 0	1 0 1 1	1	2	M2 (HL), AC ← (TIMER0)	Read out the contents of the timer 0 counter into M2 (HL), AC.		
RTIM1	Read timer 1	1 1 0 0 1 1 1 1	1 1 1 1 1 0 1	2	2	E, AC ← (TIMER1)	Read out the contents of the timer 1 counter into E, AC.		
START0	Start timer 0	1 1 0 0 1 1 1 0	1 1 1 1 0 1 1 0	2	2	Start timer 0 counter	Start the timer 0 counter.		
START1	Start timer 1	1 1 0 0 1 1 1 0	1 1 1 1 1 0 1 1	2	2	Start timer 1 counter	Start the timer 1 counter.		
STOP0	Stop timer 0	1 1 0 0 1 1 1 1	1 1 1 1 0	2	2	Stop timer 0 counter	Stop the timer 0 counter.		
STOP1	Stop timer 1	1 1 0 0 1 1 1 1	1 1 1 1 0 1 1	2	2	Stop timer 1 counter	Stop the timer 1 counter.		
[Interrupt	control instructions]								
MSET	Set interrupt master enable flag	1 1 0 0 0 1 0 1	1 1 0 1 0 0 0 0	2	2	MSE ← 1	Set the interrupt master enable flag to one.		
MRESET	Reset interrupt master enable flag	1 1 0 0 1 0 0 1	1 1 0 1 0 0 0 0	2	2	MSE ← 0	Clear the interrupt master enable flag to zero.		
EIH i4	Enable interrupt high	1 1 0 0 0 1 0 1	1 1 0 1 l ₃ l ₂ l ₁ l ₀	2	2	EDIH ← (EDIH) ∀ i4	Set the interrupt enable flag to one.		
EIL i4	Enable interrupt low	1 1 0 0 0 1 0 0	1 1 0 1 I ₃ I ₂ I ₁ I ₀	2	2	EDIL ← (EDIL) ∨ i4	Set the interrupt enable flag to one.		
DIH i4	Disable interrupt high	1 1 0 0 1 0 0 1	1 1 0 1 l ₃ l ₂ l ₁ l ₀	2	2	$EDIH \leftarrow (EDIH) \land \overline{i4}$	Clear the interrupt enable flag to zero.	ZF	
DIL i4	Disable interrupt low	1 1 0 0 1 0 0 0	1 1 0 1 I ₃ I ₂ I ₁ I ₀	2	2	$EDIL \leftarrow (EDIL) \land \overline{i4}$	Clear the interrupt enable flag to zero.	ZF	
WTSP	Write SP	1 1 0 0 1	1 1 1 1 1 1 1 0 1 0	2	2	SP ← (E), (AC)	Transfer the contents of E, AC to SP.		
RSP	Read SP	1 1 0 0 1	1 1 1 1 1 1 1 1 1 1 1	2	2	$E,AC \leftarrow (SP)$	Transfer the contents of SP to E, AC.		
[Standby	control instructions]	Γ	T						
HALT	HALT	1 1 0 0 1	1 1 1 1 1 1 1 1 1 0	2	2	HALT	Enter halt mode.		
HOLD	HOLD	1 1 0 0 1	1 1 1 1 1 1 1 1 1	2	2	HOLD	Enter hold mode.		
[Serial I/O	control instructions]		ı	1		Γ	Γ		
STARTS	Start serial I O	1 1 0 0 1 1 1 0	1 1 1 1 1 1 1 1 1 0	2	2	START SI O	Start SIO operation.		
WTSIO	Write serial I O	1 1 0 0	1 1 1 1	2	2	$SIO \leftarrow (E), (AC)$	Write the contents of E, AC to SIO.		
RSIO	Read serial I O	1 1 0 0	1 1 1 1	2	2	E, AC ← (SIO)	Read out the contents of SIO into E, AC.		
Other ins	tructions]	T	Т			<u> </u>	Г		
NOP	No operation	0 0 0 0	0 0 0 0	1	1	No operation	Consume one machine cycle without performing any operation.		
SB i2	Select bank	1 1 0 0 1 1 1 0 0	1 1 1 1 0 0 I ₁ I ₀	2	2	PC13, PC12 ← I ₁ I ₀	Specify the memory bank.		

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of February, 1997. Specifications and information herein are subject to change without notice.