

## 8-BIT SINGLE-CHIP MICROCONTROLLER

## DESCRIPTION

The  $\mu$ PD78P018F is a member of the  $\mu$ PD78018F Subseries within the 78K/0 Series. The internal mask ROM of the  $\mu$ PD78018F is replaced with one-time PROM or EPROM.

Because the  $\mu$ PD78P018F can be programmed by users, it is suited for applications involving the evaluation of systems in development stages, small-scale production of many different products, and rapid development and time-to-market of new products.

**Caution** The  $\mu$ PD78P018FDW and 78P018FKK-S are not guaranteed to maintain the reliability level required for mass production of the customer's devices. Use only experimentally or for evaluation purposes during trial manufacture.

Detailed function descriptions are provided in the following user's manuals. Be sure to read them before designing.

$\mu$ PD78018F, 78018FY Subseries User's Manual: U10659E  
78K/0 Series User's Manual—Instructions: U12326E

## FEATURES

- Pin compatible with mask ROM version (except  $V_{PP}$  pin)
- Internal PROM: 60 Kbytes <sup>Note 1</sup>  
 $\mu$ PD78P018FDW, 78P018FKK-S: Re-programmable (suited for system evaluation)  
 $\mu$ PD78P018FCW, 78P018FGC-AB8, 78P018FGK-8A8: Programmable only once (suited for small-scale production)
- Internal high-speed RAM: 1024 bytes <sup>Note 1</sup>
- Internal expansion RAM: 1024 bytes <sup>Note 2</sup>
- Internal buffer RAM: 32 bytes
- Operable over same supply voltage range as mask ROM version:  $V_{DD} = 1.8$  to  $5.5$  V (except an A/D converter)
- QTOP™ microcontroller supported

**Notes 1.** The capacities of internal PROM and internal high-speed RAM can be changed by means of the internal memory size switching register (IMS).

**2.** The capacity of the internal expansion RAM can be changed by means of the internal expansion RAM size switching register (IXS).

**Remarks 1.** QTOP Microcontroller is a general term for microcontrollers that incorporate one-time PROM and are totally supported by NEC's programming service (from programming to marking, screening and verification).

**2.** For differences between the PROM version and mask ROM versions, refer to **1. DIFFERENCES BETWEEN  $\mu$ PD78P018F AND MASK ROM VERSIONS.**

In this document, the term PROM is used in parts common to one-time PROM versions and EPROM versions.

The information in this document is subject to change without notice.

**ORDERING INFORMATION**

Part Number	Package	Internal ROM
$\mu$ PD78P018FCW	64-pin plastic shrink DIP (750 mils)	One-time PROM
$\mu$ PD78P018FDW	64-pin ceramic shrink DIP (with window) (750 mils)	EPROM
$\mu$ PD78P018FGC-AB8	64-pin plastic QFP (14 × 14 mm)	One-time PROM
$\mu$ PD78P018FGK-8A8	64-pin plastic LQFP (12 × 12 mm)	One-time PROM
$\mu$ PD78P018FKK-S	64-pin ceramic WQFN (14 × 14 mm)	EPROM



**QUALITY GRADE**

Part Number	Package	Quality Grade
$\mu$ PD78P018FCW	64-pin plastic shrink DIP (750 mils)	Standard
$\mu$ PD78P018FDW	64-pin ceramic shrink DIP (with window) (750 mils)	Not applicable
$\mu$ PD78P018FGC-AB8	64-pin plastic QFP (14 × 14 mm)	Standard
$\mu$ PD78P018FGK-8A8	64-pin plastic LQFP (12 × 12 mm)	Standard
$\mu$ PD78P018FKK-S	64-pin ceramic WQFN (14 × 14 mm)	Not applicable

Please refer to "Quality grade on NEC Semiconductor Devices" (Document number C11531E) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

★ 78K/0 SERIES LINEUP

The products in the 78K/0 Series are listed below. The names enclosed in boxes are subseries names.



**Note** Under planning

The major functional differences among subseries are shown below.

Function Subseries Name		ROM Capacity	Timer				8-bit A/D	10-bit A/D	8-bit D/A	Serial Interface	I/O	V <sub>DD</sub> MIN. Value	External Expansion
			8-bit	16-bit	Watch	WDT							
Control	μPD78075B	32 K to 40 K	4 ch	1 ch	1 ch	1 ch	8 ch	—	2 ch	3 ch (UART: 1 ch)	88	1.8 V	Available
	μPD78078	48 K to 60 K									61	2.7 V	
	μPD78070A	—											
	μPD780058	24 K to 60 K	2 ch							3 ch (time-division UART: 1 ch)	68	1.8 V	
	μPD78058F	48 K to 60 K								3 ch (UART: 1 ch)	69	2.7 V	
	μPD78054	16 K to 60 K									2.0 V		
	μPD780065	40 K to 48 K							—	4 ch (UART: 1 ch)	60	2.7 V	
	μPD780034	8 K to 32 K					—	8 ch		3 ch (UART: 1 ch, time- division 3-wire: 1 ch)	51	1.8 V	
	μPD780024						8 ch	—					
	μPD78014H									2 ch	53		
	μPD78018F	8 K to 60 K											
μPD78083	8 K to 16 K		—	—					1 ch (UART: 1 ch)	33		—	
Inverter control	μPD780988	16 K to 60 K	3 ch	<b>Note</b>	—	1 ch	—	8 ch	—	3 ch (UART: 2 ch)	47	4.0 V	Available
FIP drive	μPD780208	32 K to 60 K	2 ch	1 ch	1 ch	1 ch	8 ch	—	—	2 ch	74	2.7 V	—
	μPD780228	48 K to 60 K								3 ch	—	—	
	μPD780232	16 K to 24 K					4 ch		2 ch	40			
	μPD78044H	32 K to 48 K	2 ch	1 ch	1 ch		8 ch			1 ch	68	2.7 V	
	μPD78044F	16 K to 40 K											
LCD drive	μPD780308	48 K to 60 K	2 ch	1 ch	1 ch	1 ch	8 ch	—	—	3 ch (time-division UART: 1 ch)	57	2.0 V	—
	μPD78064B	32 K								2 ch (UART: 1 ch)			
	μPD78064	16 K to 32 K											
Bus interface supported	μPD78098B	40 K to 60 K	2 ch	1 ch	1 ch	1 ch	8 ch	—	2 ch	3 ch (UART: 1 ch)	69	2.7 V	—
	μPD780948	60 K		2 ch								—	
Meter control	μPD780973	24 K to 32 K	3 ch	1 ch	1 ch	1 ch	5 ch	—	—	2 ch (UART: 1 ch)	56	4.5 V	—
	μPD780955	40 K			6 ch	—				1 ch	2 ch (UART: 2 ch)	50	
	μPD780958	48 K to 60 K	4 ch	2 ch			—	2 ch (UART: 1 ch)	69				

**Note** 16-bit timer: 2 channels  
10-bit timer: 1 channel

**FUNCTION OVERVIEW**


Item		Function
Internal memory	PROM	60 Kbytes <sup>Note 1</sup>
	High-speed RAM	1024 bytes <sup>Note 1</sup>
	Expansion RAM	1024 bytes <sup>Note 2</sup>
	Buffer RAM	32 bytes
Memory space		64 Kbytes
General-purpose registers		8 bits × 32 registers (8 bits × 8 registers × 4 banks)
Minimum instruction execution time	When main system clock selected	Minimum instruction execution time cycle modification function provided. 0.4 μs/0.8 μs/1.6 μs/3.2 μs/6.4 μs (@10.0-MHz operation)
	When subsystem clock selected	122 μs (@32.768-kHz operation)
Instruction set		<ul style="list-style-type: none"> <li>• 16-bit operation</li> <li>• Multiply/divide (8 bits × 8 bits, 16 bits ÷ 8 bits)</li> <li>• Bit manipulate (set, reset, test, Boolean operation)</li> <li>• BCD adjust, etc.</li> </ul>
I/O ports		Total: 53 <ul style="list-style-type: none"> <li>• CMOS input: 2</li> <li>• CMOS I/O: 47</li> <li>• N-channel open-drain I/O (15-V withstand voltage): 4</li> </ul>
A/D converter		<ul style="list-style-type: none"> <li>• 8-bit resolution × 8 channels</li> <li>• Operable over a wide power supply voltage range: V<sub>DD</sub> = 2.2 to 5.5 V</li> </ul>
Serial interface		<ul style="list-style-type: none"> <li>• 3-wire serial I/O/SBI/2-wire serial I/O mode selectable: 1 channel</li> <li>• 3-wire serial I/O mode (on-chip max. 32 bytes automatic data transmit/receive function): 1 channel</li> </ul>
Timer		<ul style="list-style-type: none"> <li>• 16-bit timer/event counter: 1 channel</li> <li>• 8-bit timer/event counter: 2 channels</li> <li>• Watch timer: 1 channel</li> <li>• Watchdog timer: 1 channel</li> </ul>
Timer output		3 (14-bit PWM output × 1)
Clock output		39.1 kHz, 78.1 kHz, 156 kHz, 313 kHz, 625 kHz, 1.25 MHz (@10.0-MHz operation with main system clock), 32.768 kHz (@32.768-kHz operation with subsystem clock)
Buzzer output		2.4 kHz, 4.9 kHz, 9.8 kHz (@10.0-MHz operation with main system clock)
Vectored interrupt source	Maskable	Internal: 8, External: 4
	Non-maskable	Internal: 1
	Software	1
Test input		Internal: 1, External: 1
Supply voltage		V <sub>DD</sub> = 1.8 to 5.5 V
Operating ambient temperature		T <sub>A</sub> = -40 to +85°C
Package		<ul style="list-style-type: none"> <li>• 64-pin plastic shrink DIP (750 mils)</li> <li>• 64-pin ceramic shrink DIP (with window) (750 mils)</li> <li>• 64-pin plastic QFP (14 × 14 mm)</li> <li>• 64-pin plastic LQFP (12 × 12 mm)</li> <li>• 64-pin ceramic WQFN (14 × 14 mm)</li> </ul>

- Notes**
1. The internal PROM and internal high-speed RAM capacities can be changed with the internal memory size switching register (IMS).
  2. The internal expansion RAM capacity can be changed with the internal expansion RAM size switching register (IXS).

**PIN CONFIGURATION (Top View)**


**(1) Normal operating mode**

- **64-pin Plastic Shrink DIP (750 mils)**  
μPD78P018FCW
- **64-pin Ceramic Shrink DIP (with window) (750 mils)**  
μPD78P018FDW



- Cautions**
1. Connect V<sub>PP</sub> pin directly to V<sub>SS</sub>.
  2. Connect AV<sub>DD</sub> pin to V<sub>DD</sub>.
  3. Connect AV<sub>SS</sub> pin to V<sub>SS</sub>.

- **64-pin Plastic QFP (14 × 14 mm)**  
μPD78P018FGC-AB8
- **64-pin Plastic LQFP (12 × 12 mm)**  
μPD78P018FGK-8A8
- **64-pin Ceramic WQFN (14 × 14 mm)**  
μPD78P018FKK-S




- Cautions**
1. Connect V<sub>PP</sub> pin directly to V<sub>ss</sub>.
  2. Connect AV<sub>DD</sub> pin to V<sub>DD</sub>.
  3. Connect AV<sub>SS</sub> pin to V<sub>ss</sub>.

A8 to A15:	Address Bus	PCL:	Programmable Clock
AD0 to AD7:	Address/Data Bus	RESET:	Reset
ANI0 to ANI7:	Analog Input	$\overline{\text{RD}}$ :	Read Strobe
ASTB:	Address Strobe	SB0, SB1:	Serial Bus
AV <sub>DD</sub> :	Analog Power Supply	$\overline{\text{SCK0}}$ , $\overline{\text{SCK1}}$ :	Serial Clock
AV <sub>REF</sub> :	Analog Reference Voltage	SI0, SI1:	Serial Input
AV <sub>SS</sub> :	Analog Ground	SO0, SO1:	Serial Output
BUSY:	Busy	STB:	Strobe
BUZ:	Buzzer Clock	TI0 to TI2:	Timer Input
INTP0 to INTP3:	Interrupt from Peripherals	TO0 to TO2:	Timer Output
P00 to P04:	Port 0	V <sub>DD</sub> :	Power Supply
P10 to P17:	Port 1	V <sub>PP</sub> :	Programming Power Supply
P20 to P27:	Port 2	V <sub>SS</sub> :	Ground
P30 to P37:	Port 3	$\overline{\text{WAIT}}$ :	Wait
P40 to P47:	Port 4	$\overline{\text{WR}}$ :	Write Strobe
P50 to P57:	Port 5	X1, X2:	Crystal (Main System Clock)
P60 to P67:	Port 6	XT1, XT2:	Crystal (Subsystem Clock)




(2) PROM programming mode

- 64-pin Plastic Shrink DIP (750 mils)  
μPD78P018FCW
- 64-pin Ceramic Shrink DIP (with window) (750 mils)  
μPD78P018FDW



- Cautions**
1. (L): Independently connect to V<sub>ss</sub> via a pull-down resistor.
  2. V<sub>ss</sub>: Connect to GND.
  3.  $\overline{\text{RESET}}$ : Set to low level.
  4. Open: Leave open.


- **64-pin Plastic QFP (14 × 14 mm)**  
μPD78P018FGC-AB8
- **64-pin Plastic LQFP (12 × 12 mm)**  
μPD78P018FGK-8A8
- **64-pin Ceramic WQFN (14 × 14 mm)**  
μPD78P018FKK-S



- Cautions**
1. (L): Independently connect to Vss via a pull-down resistor.
  2. Vss: Connect to GND.
  3. RESET: Set to low level.
  4. Open: Leave open.

A0 to A16:	Address Bus	RESET:	Reset
CE:	Chip Enable	VDD:	Power Supply
D0 to D7:	Data Bus	VPP:	Programming Power Supply
OE:	Output Enable	Vss:	Ground
PGM:	Program		

**BLOCK DIAGRAM**



CONTENTS

1. DIFFERENCES BETWEEN μPD78P018F AND MASK ROM VERSIONS ..... 13

2. PIN FUNCTIONS ..... 14

    2.1 Pins During Normal Operating Mode ..... 14

    2.2 Pins During PROM Programming Mode ..... 16

    2.3 Pin I/O Circuits and Recommended Connection of Unused Pins ..... 17

3. INTERNAL MEMORY SIZE SWITCHING REGISTER (IMS) ..... 19

4. INTERNAL EXPANSION RAM SIZE SWITCHING REGISTER (IXS) ..... 20

5. PROM PROGRAMMING ..... 21

    5.1 Operating Modes ..... 21

    5.2 PROM Write Procedure ..... 23

    5.3 PROM Read Procedure ..... 27

6. PROGRAM ERASURE (FOR μPD78P018FDW, 78P018FKK-S) ..... 28

7. OPAQUE FILM ON ERASURE WINDOW (FOR μPD78P018FDW, 78P018FKK-S) ..... 28

8. ONE-TIME PROM VERSION SCREENING ..... 28

9. ELECTRICAL SPECIFICATIONS ..... 29

★10. CHARACTERISTIC CURVE (REFERENCE VALUE) ..... 58

11. PACKAGE DRAWINGS ..... 59

12. RECOMMENDED SOLDERING CONDITIONS ..... 64

APPENDIX A. DEVELOPMENT TOOLS ..... 65

APPENDIX B. RELATED DOCUMENTS ..... 71

## 1. DIFFERENCES BETWEEN μPD78P018F AND MASK ROM VERSIONS

The μPD78P018F is a single-chip microcontroller with an on-chip one-time PROM or EPROM that has program write, erase, and rewrite capability.

It is possible to make all the functions except for PROM specification and mask option of P60 to P63 pins, the same as those of mask ROM versions (μPD78011F, 78012F, 78013F, 78014F, 78015F, 78016F, and 78018F) by setting the internal memory size switching register (IMS) and the internal expansion RAM size switching register (IXS).

Differences between the μPD78P018F and mask ROM versions are shown in Table 1-1.

**Table 1-1. Differences between μPD78P018F and Mask ROM Versions**

Parameter	μPD78P018F	Mask ROM Versions
Internal ROM type	One-time PROM or EPROM	Mask ROM
Internal ROM capacity	60 Kbytes	μPD78011F: 8 Kbytes μPD78012F: 16 Kbytes μPD78013F: 24 Kbytes μPD78014F: 32 Kbytes μPD78015F: 40 Kbytes μPD78016F: 48 Kbytes μPD78018F: 60 Kbytes
Internal high-speed RAM capacity	1024 bytes	μPD78011F: 512 bytes μPD78012F: 512 bytes μPD78013F: 1024 bytes μPD78014F: 1024 bytes μPD78015F: 1024 bytes μPD78016F: 1024 bytes μPD78018F: 1024 bytes
Internal expansion RAM capacity	1024 bytes	μPD78011F: No μPD78012F: No μPD78013F: No μPD78014F: No μPD78015F: 512 bytes μPD78016F: 512 bytes μPD78018F: 1024 bytes
Internal ROM, internal high-speed RAM capacity changeable with internal memory size switching register (IMS)	Yes <b>Note 1</b>	No
Internal expansion RAM capacity changeable with internal expansion RAM size switching register (IXS)	Yes <b>Note 2</b>	No
IC pin	No	Yes
V <sub>PP</sub> pin	Yes	No
Mask option of P60 to P63 pins	Pull-up resistor is not incorporated.	Pull-up resistor can be incorporated by mask option.
Electrical specifications, recommended soldering conditions	See respective data sheet of individual products.	

**Notes** 1. The internal PROM capacity becomes 60 Kbytes and the internal high-speed RAM capacity becomes 1024 bytes by input of  $\overline{\text{RESET}}$ .

2. The internal expansion RAM capacity becomes 1024 bytes by input of  $\overline{\text{RESET}}$ .

**Caution** There are differences in noise immunity and noise radiation between the PROM and mask ROM versions. When pre-producing an application set with the PROM version and then mass-producing it with the mask ROM version, be sure to conduct sufficient evaluations for the commercial samples (not engineering samples) of the mask ROM version.

2. PIN FUNCTIONS

2.1 Pins During Normal Operating Mode

(1) Port Pins (1/2)

Pin Name	I/O	Function		After Reset	Alternate Function
P00	Input	Port 0	Input only	Input	INTP0/TI0
P01	Input/output	5-bit I/O port	Input/output can be specified in 1-bit units. When used as an input port, an on-chip pull-up resistor can be connected by software.	Input	INTP1
P02					INTP2
P03					INTP3
P04 <b>Note 1</b>	Input		Input only	Input	XT1
P10 to P17	Input/output	Port 1	8-bit input/output port. Input/output can be specified in 1-bit units. When used as an input port, an on-chip pull-up resistor can be connected by software. <b>Note 2</b>	Input	ANI0 to ANI7
P20	Input/output	Port 2	8-bit input/output port. Input/output can be specified in 1-bit units. When used as an input port, an on-chip pull-up resistor can be connected by software.	Input	SI1
P21					SO1
P22					SCK1
P23					STB
P24					BUSY
P25					SI0/SB0
P26					SO0/SB1
P27					SCK0
P30	Input/output	Port 3	8-bit input/output port. Input/output can be specified in 1-bit units. When used as an input port, an on-chip pull-up resistor can be connected by software.	Input	TO0
P31					TO1
P32					TO2
P33					TI1
P34					TI2
P35					PCL
P36					BUZ
P37					—
P40 to P47	Input/output	Port 4	8-bit input/output port. Input/output can be specified in 8-bit units. When used as an input port, an on-chip pull-up resistor can be connected by software. Test input flag (KRIF) is set to 1 by falling edge detection.	Input	AD0 to AD7

- Notes**
1. When using the P04/XT1 pin as an input port, set bit 6 (FRC) of the processor clock control register (PCC) to 1. Do not use the internal feedback resistor of the subsystem clock oscillator.
  2. When using the P10/ANI0 to P17/ANI7 pins as the A/D converter analog input, set port 1 to input mode. This causes the internal pull-up resistor is automatically disabled.

**(1) Port Pins (2/2)**

Pin Name	I/O	Function	After Reset	Alternate Function
P50 to P57	Input/output	Port 5 8-bit input/output port. LEDs can be driven directly. Input/output can be specified in 1-bit units. When used as an input port, an on-chip pull-up resistor can be connected by software.	Input	A8 to A15
P60	Input/output	Port 6 8-bit input/output port. Input/output can be specified in 1-bit units.	Input	—
P61				
P62				
P63				
P64		When used as an input port, an on-chip pull-up resistor can be connected by software.		RD
P65				WR
P66				WAIT
P67				ASTB

**(2) Non-port Pins (1/2)**

Pin Name	I/O	Function	After Reset	Alternate Function
INTP0	Input	External interrupt request input by which the valid edge (rising edge, falling edge, or both rising edge and falling edge) can be specified.	Input	P00/TI0
INTP1				P01
INTP2				P02
INTP3				P03
SI0	Input	Serial interface serial data input.	Input	P25/SB0
SI1				P20
SO0	Output	Serial interface serial data output.	Input	P26/SB1
SO1				P21
SB0	Input/output	Serial interface serial data input/output.	Input	P25/SI0
SB1				P26/SO0
SCK0	Input/output	Serial interface serial clock input/output.	Input	P27
SCK1				P22
STB	Output	Serial interface automatic transmit/receive strobe output.	Input	P23
BUSY	Input	Serial interface automatic transmit/receive busy input.	Input	P24
TI0	Input	External count clock input to 16-bit timer (TM0).	Input	P00/INTP0
TI1		External count clock input to 8-bit timer (TM1).		P33
TI2		External count clock input to 8-bit timer (TM2).		P34
TO0	Output	16-bit timer (TM0) output (shared as 14-bit PWM output).	Input	P30
TO1		8-bit timer (TM1) output.		P31
TO2		8-bit timer (TM2) output.		P32
PCL	Output	Clock output (for main system clock, subsystem clock trimming).	Input	P35
BUZ	Output	Buzzer output.	Input	P36

**(2) Non-port Pins (2/2)**

Pin Name	I/O	Function	After Reset	Alternate Function
AD0 to AD7	Input/output	Low-order address/data bus at external memory expansion.	Input	P40 to P47
A8 to A15	Output	High-order address bus at external memory expansion.	Input	P50 to P57
RD	Output	External memory read operation strobe signal output.	Input	P64
WR		External memory write operation strobe signal output.		P65
WAIT	Input	Wait insertion at external memory access.	Input	P66
ASTB	Output	Strobe output which latches the address information output at port 4 and port 5 to access external memory.	Input	P67
ANI0 to ANI7	Input	A/D converter analog input.	Input	P10 to P17
AVREF	Input	A/D converter reference voltage input.	—	—
AVDD	—	A/D converter analog power supply. Connect to VDD.	—	—
AVSS	—	A/D converter ground potential. Connect to Vss.	—	—
RESET	Input	System reset input.	—	—
X1	Input	Main system clock oscillation crystal connection.	—	—
X2	—		—	—
XT1	Input	Subsystem clock oscillation crystal connection.	Input	P04
XT2	—		—	—
VDD	—	Positive power supply.	—	—
VPP	—	High voltage applied during program write/verify. In normal operating mode, connect to Vss directly.	—	—
VSS	—	Ground potential.	—	—

**2.2 Pins During PROM Programming Mode**

Pin Name	I/O	Function
RESET	Input	Sets PROM programming mode. When +5 V or +12.5 V is applied to the VPP and low level is applied to RESET pin, microcontroller is shifted to PROM programming mode.
VPP	Input	Applies high voltage during PROM programming mode setting and program write/verify.
A0 to A16	Input	Address bus
D0 to D7	Input/output	Data bus
CE	Input	PROM enable input/program pulse input.
OE	Input	Read strobe input to PROM.
PGM	Input	Program/program inhibit input in PROM programming mode.
VDD	—	Positive power supply
VSS	—	Ground potential




**2.3 Pin I/O Circuits and Recommended Connection of Unused Pins**

The input/output circuit type of each pin and recommended connection of unused pins are shown in Table 2-1. For the input/output circuit configuration of each type, see Figure 2-1.

**Table 2-1. Types of Pin I/O Circuits**

Pin Name	Input/output Circuit Type	I/O	Recommended Connection when Not Used		
P00/INTP0/TI0	2	Input	Connect to V <sub>SS</sub> .		
P01/INTP1	8-A	Input/output	Independently connect to V <sub>SS</sub> via a resistor.		
P02/INTP2					
P03/INTP3					
P04/XT1	16	Input	Connect to V <sub>DD</sub> .		
P10/ANI0 to P17/ANI7	11	Input/output	Independently connect to V <sub>DD</sub> or V <sub>SS</sub> via a resistor.		
P20/SI1	8-A				
P21/SO1	5-A				
P22/SCK1	8-A				
P23/STB	5-A				
P24/BUSY	8-A				
P25/SI0/SB0	10-A				
P26/SO0/SB1					
P27/SCK0					
P30/TO0	5-A				
P31/TO1					
P32/TO2					
P33/TI1	8-A				
P34/TI2					
P35/PCL	5-A				
P36/BUZ					
P37					
P40/AD0 to P47/AD7	5-E				Independently connect to V <sub>DD</sub> via a resistor.
P50/A8 to P57/A15	5-A				Independently connect to V <sub>DD</sub> or V <sub>SS</sub> via a resistor.
P60 to P63	13-D				Independently connect to V <sub>DD</sub> via a resistor.
P64/RD	5-A		Independently connect to V <sub>DD</sub> or V <sub>SS</sub> via a resistor.		
P65/WR					
P66/WAIT					
P67/ASTB					
RESET	2	Input	—		
XT2	16	—	Leave open.		
AV <sub>REF</sub>	—		Connect to V <sub>SS</sub> .		
AV <sub>DD</sub>			Connect to V <sub>DD</sub> .		
AV <sub>SS</sub>			Connect to V <sub>SS</sub> .		
V <sub>PP</sub>			Connect directly to V <sub>SS</sub> .		

Figure 2-1. Pin Input/Output Circuits




### 3. INTERNAL MEMORY SIZE SWITCHING REGISTER (IMS)

This register is used to disable the use of part of the internal memory by software. By setting this register (IMS), it is possible to get the same memory map as that of the mask ROM versions with a different internal memory (ROM, RAM).

IMS is set with an 8-bit memory manipulate instruction.

RESET input sets IMS to CFH.

**Figure 3-1. Internal Memory Size Switching Register Format**



**Note** When the external device expansion function is used, the internal ROM capacity should be set to 56 Kbytes or less.

Table 3-1 shows the setting values of IMS which make the memory map the same as that of the mask ROM versions.

**Table 3-1. Internal Memory Size Switching Register Setting Values**

Target Mask ROM Versions	IMS Setting Values
μPD78011F	42H
μPD78012F	44H
μPD78013F	C6H
μPD78014F	C8H
μPD78015F	CAH
μPD78016F	CCH
μPD78018F	CFH

#### 4. INTERNAL EXPANSION RAM SIZE SWITCHING REGISTER (IXS)

This register is used to disable the use of part of the internal expansion RAM capacity by software. By setting this register (IXS), it is possible to get the same memory map as that of the mask ROM versions with a different internal expansion RAM.

IXS is set with an 8-bit memory manipulate instruction.

RESET input sets IXS to 0AH.

**Figure 4-1. Internal Expansion RAM Size Switching Register Format**




Table 4-1 shows the setting values of IXS which make the memory map the same as that of the mask ROM versions.

**Table 4-1. Internal Expansion RAM Size Switching Register Setting Values**

Target Mask ROM Versions	IXS Setting Values
μPD78011F	0CH <sup>Note</sup>
μPD78012F	
μPD78013F	
μPD78014F	
μPD78015F	0BH
μPD78016F	
μPD78018F	0AH

**Note** Even if a program for the μPD78P018F in which "MOV IXS, #0CH" is written is executed in the μPD78011F, 78012F, 78013F, and 78014F, the operations are not affected.

**5. PROM PROGRAMMING**

The μPD78P018F has an internal 60-Kbyte PROM as a program memory. For programming, set the PROM programming mode by setting the V<sub>PP</sub> and  $\overline{\text{RESET}}$  pins. For the handling of unused pins, refer to **PIN CONFIGURATION (Top View) (2) PROM programming mode**.

**Caution** When writing in a program, use locations 0000H-EFFFH (Specify the last address as EFFFH). You cannot write in using a PROM programmer that cannot specify the addresses to write.

**5.1 Operating Modes**

When +5 V or +12.5 V is applied to the V<sub>PP</sub> pin and the low-level signal is applied to the  $\overline{\text{RESET}}$  pin, the PROM programming mode is set. This mode will become the operating mode as shown in Table 5-1 when the  $\overline{\text{CE}}$ ,  $\overline{\text{OE}}$ , and PGM pins are set.

Further, when the read mode is set, it is possible to read the contents of the PROM.

**Table 5-1. Operating Modes of PROM Programming**

Operating Mode	Pin $\overline{\text{RESET}}$	V <sub>PP</sub>	V <sub>DD</sub>	$\overline{\text{CE}}$	$\overline{\text{OE}}$	$\overline{\text{PGM}}$	D0 to D7
Page data latch	L	+12.5 V	+6.5 V	H	L	H	Data input
Page write				H	H	L	High-impedance
Byte write				L	H	L	Data input
Program verify				L	L	H	Data output
Program inhibit				×	H	H	High-impedance
				×	L	L	
Read	+5 V	+5 V	L	L	H	Data output	
Output disable			L	H	×	High-impedance	
Standby			H	×	×	High-impedance	

× : L or H

**(1) Read mode**

Read mode is set if  $\overline{CE} = L$ ,  $\overline{OE} = L$  is set.

**(2) Output disable mode**

Data output becomes high-impedance and is in the output disable mode if  $\overline{OE} = H$  is set.

Therefore, it allows data to be read from any device by controlling the  $\overline{OE}$  pin, if multiple  $\mu$ PD78P018Fs are connected to the data bus.

**(3) Standby mode**

Standby mode is set if  $\overline{CE} = H$  is set.

In this mode, data outputs become high-impedance irrespective of the  $\overline{OE}$  status.

**(4) Page data latch mode**

Page data latch mode is set if  $\overline{CE} = H$ ,  $\overline{PGM} = H$ ,  $\overline{OE} = L$  are set at the beginning of page write mode.

In this mode, 1 page 4-byte data is latched in an internal address/data latch circuit.

**(5) Page write mode**

After 1 page 4 bytes of addresses and data are latched in the page data latch mode, a page write is executed by applying a 0.1-ms program pulse (active low) to the  $\overline{PGM}$  pin with  $\overline{CE} = H$ ,  $\overline{OE} = H$ . Then, program verification can be performed, if  $\overline{CE} = L$ ,  $\overline{OE} = L$  are set.

If programming is not performed by a one-time program pulse, X ( $X \leq 10$ ) write and verification operations should be executed repeatedly.

**(6) Byte write mode**

Byte write is executed when a 0.1-ms program pulse (active low) is applied to the  $\overline{PGM}$  pin with  $\overline{CE} = L$ ,  $\overline{OE} = H$ . Then, program verification can be performed if  $\overline{OE} = L$  is set.

If programming is not performed by a one-time program pulse, X ( $X \leq 10$ ) write and verification operations should be executed repeatedly.

**(7) Program verify mode**

Program verify mode is set if  $\overline{CE} = L$ ,  $\overline{PGM} = H$ ,  $\overline{OE} = L$  are set. In this mode, check if a write operation is performed correctly, after the write.


**(8) Program inhibit mode**

Program inhibit mode is used when the  $\overline{OE}$  pin,  $V_{PP}$  pin, and D0 to D7 pins of multiple  $\mu$ PD78P018Fs are connected in parallel and a write is performed to one of those devices.

When a write operation is performed, the page write mode or byte write mode described above is used. At this time, a write is not performed to a device which has the  $\overline{PGM}$  pin driven high.

5.2 PROM Write Procedure

Figure 5-1. Page Program Mode Flow Chart



G = Start address  
 N = Program last address

Figure 5-2. Page Program Mode Timing








Figure 5-3. Byte Program Mode Flow Chart



G = Start address

N = Program last address

Figure 5-4. Byte Program Mode Timing



- Cautions**
1. V<sub>DD</sub> should be applied before V<sub>PP</sub> and cut after V<sub>PP</sub>.
  2. V<sub>PP</sub> must not exceed +13.5 V including overshoot.
  3. Removing and reinserting while +12.5 V is applied to V<sub>PP</sub> may adversely affect reliability.


**5.3 PROM Read Procedure**

The contents of PROM are readable to the external data bus (D0 to D7) according to the read procedure shown below.

- (1) Fix the  $\overline{\text{RESET}}$  pin at low level, supply +5 V to the VPP pin, and handle all other unused pins as shown in **PIN CONFIGURATION (Top View) (2) PROM programming mode.**
- (2) Supply +5 V to the VDD and VPP pins.
- (3) Input address of read data into the A0 to A16 pins.
- (4) Read mode
- (5) Output data to D0 to D7 pins.

The timings of the above steps (2) to (5) are shown in Figure 5-5.

**Figure 5-5. PROM Read Timings**



**6. PROGRAM ERASURE (FOR μPD78P018FDW, 78P018FKK-S)**

The μPD78P018FDW, 78P018FKK-S are capable of erasing (FFH) the contents of data written in a program memory and rewriting.

When erasing the contents of data, irradiate light having a wavelength of less than about 400 nm to the erasure window. Normally, irradiate ultraviolet rays of 254 nm wavelength. Volume of irradiation required to completely erase the contents of data is as follows:

- UV intensity × erasing time: 30 W•s/cm<sup>2</sup> or more
- Erasing time: 40 min. or longer (When a UV lamp of 12mW/cm<sup>2</sup> is used. However, a longer time may be needed because of deterioration in performance of the UV lamp, contamination of the erasure window, etc.)

When erasing the contents of data, set up the UV lamp within 2.5 cm from the erasing window. Further, if a filter is provided for a UV lamp, irradiate the ultraviolet rays after removing the filter.

**7. OPAQUE FILM ON ERASURE WINDOW (FOR μPD78P018FDW, 78P018FKK-S)**

To protect from miserasure by rays other than that of the lamp for erasing EPROM contents, or to protect internal circuit other than EPROM from malfunction by rays, stick an opaque film on the erasure window when EPROM contents erasure is not performed.

**8. ONE-TIME PROM VERSION SCREENING**

The one-time PROM versions (μPD78P018FCW, 78P018FGC-AB8, 78P018FGK-8A8) cannot be tested completely by NEC before it is shipped, because of its structure. It is recommended to perform screening to verify PROM after writing necessary data and performing high-temperature storage under the conditions below.

Storage Temperature	Storage Time
125°C	24 hours

NEC provides for a fee one-time PROM writing, marking, screening, and verify service for products designated as "QTOP Microcontrollers." For details, contact an NEC sales representative.

## 9. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings (T<sub>A</sub> = 25°C)

Parameter	Symbol	Test Conditions		Ratings	Unit
Supply voltage	V <sub>DD</sub>			-0.3 to +7.0	V
	V <sub>PP</sub>			-0.3 to +13.5	V
	AV <sub>DD</sub>			-0.3 to V <sub>DD</sub> + 0.3	V
	AV <sub>REF</sub>			-0.3 to V <sub>DD</sub> + 0.3	V
	AV <sub>SS</sub>			-0.3 to +0.3	V
Input voltage	V <sub>I1</sub>	P00 to P04, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P64 to P67, X1, X2, XT2, RESET		-0.3 to V <sub>DD</sub> + 0.3	V
	V <sub>I2</sub>	P60 to P63	Open-drain	-0.3 to +16	V
	V <sub>I3</sub>	A9	PROM programming mode	-0.3 to +13.5	V
Output voltage	V <sub>O</sub>			-0.3 to V <sub>DD</sub> + 0.3	V
Analog input voltage	V <sub>AN</sub>	P10 to P17	Analog input pin	AV <sub>SS</sub> - 0.3 to AV <sub>REF</sub> + 0.3	V
Output current, high	I <sub>OH</sub>	Per pin		-10	mA
		Total for P10 to P17, P20 to P27, P30 to P37		-15	mA
		Total for P01 to P03, P40 to P47, P50 to P57, P60 to P67		-15	mA
Output current, low	I <sub>OL</sub> <sup>Note</sup>	Per pin	Peak value	30	mA
			rms value	15	mA
		Total for P40 to P47, P50 to P55	Peak value	100	mA
			rms value	70	mA
		Total for P01 to P03, P56, P57, P60 to P67	Peak value	100	mA
			rms value	70	mA
		Total for P01 to P03, P64 to P67	Peak value	50	mA
			rms value	20	mA
		Total for P10 to P17, P20 to P27, P30 to P37	Peak value	50	mA
			rms value.	20	mA
Operating ambient temperature	T <sub>A</sub>			-40 to +85	°C
Storage temperature	T <sub>stg</sub>			-65 to +150	°C

**Note** The rms value should be calculated as follows: [rms value] = [peak value] × √duty

**Caution** Product quality may suffer if the absolute maximum ratings is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

**Capacitance (T<sub>A</sub> = 25°C, V<sub>DD</sub> = V<sub>SS</sub> = 0 V )**

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	C <sub>IN</sub>	f = 1 MHz Unmeasured pins returned to 0 V			15	pF
I/O capacitance	C <sub>IO</sub>	f = 1 MHz Unmeasured pins returned to 0 V			15	pF
		P01 to P03, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P64 to P67 P60 to P63			20	pF

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

**Main System Clock Oscillator Characteristics (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = 1.8 to 5.5 V)**



Resonator	Recommended Circuit	Parameter	Test Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator		Oscillation frequency (f <sub>x</sub> ) <b>Note 1</b>	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V	1		10	MHz
			1.8 V ≤ V <sub>DD</sub> < 2.7 V	1		5	
		Oscillation stabilization time <b>Note 2</b>	After V <sub>DD</sub> reaches oscillator voltage range MIN.			4	
Crystal resonator		Oscillation frequency (f <sub>x</sub> ) <b>Note 1</b>	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V	1		10	MHz
			1.8 V ≤ V <sub>DD</sub> < 2.7 V	1		5	
		Oscillation stabilization time <b>Note 2</b>	V <sub>DD</sub> = 4.5 to 5.5 V			10	30
External clock		X1 input frequency (f <sub>x</sub> ) <b>Note 1</b>		1.0		10.0	MHz
		X1 input high-/low-level width (t <sub>xH</sub> , t <sub>xL</sub> )		45		500	ns

- Notes**
1. Indicates only oscillator characteristics. Refer to **AC Characteristics** for instruction execution time.
  2. Time required to stabilize oscillation after reset or STOP mode release.

**Cautions** 1. When using the main system clock oscillator, wire the area enclosed by the broken line in the above figures as follows to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
  - Do not cross the wiring with the other signal lines.
  - Do not route the wiring near a signal line through which a high fluctuating current flows.
  - Always keep the ground point of the oscillator capacitor to the same potential as V<sub>SS</sub>.
  - Do not ground the capacitor to a ground pattern in which a high current flows.
  - Do not fetch signals from the oscillator.
2. When the main system clock is stopped and the system is operated by the subsystem clock, the subsystem clock should be switched again to the main system clock after the oscillation stabilization time is secured by the program.

**Subsystem Clock Oscillator Characteristics (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = 1.8 to 5.5 V)**

Resonator	Recommended Circuit	Parameter	Test Conditions	MIN.	TYP.	MAX.	Unit
Crystal resonator		Oscillation frequency (f <sub>XT</sub> ) <b>Note 1</b>		32	32.768	35	kHz
		Oscillation stabilization time <b>Note 2</b>	V <sub>DD</sub> = 4.5 to 5.5 V		1.2	2	s
External clock		XT1 input frequency (f <sub>XT</sub> ) <b>Note 1</b>		32		100	kHz
		XT1 input high-/low-level width (t <sub>XTH</sub> , t <sub>XTL</sub> )		5		15	μs

- Notes**
1. Indicates only oscillator characteristics. Refer to **AC Characteristics** for instruction execution time.
  2. Time required to stabilize oscillation after V<sub>DD</sub> reaches oscillation voltage range MIN.

**Cautions** 1. When using the subsystem clock oscillator, wire the area enclosed by the broken line in the above figures as follows to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
  - Do not cross the wiring with the other signal lines.
  - Do not route the wiring near a signal line through which a high fluctuating current flows.
  - Always keep the ground point of the oscillator capacitor to the same potential as V<sub>SS</sub>.
  - Do not ground the capacitor to a ground pattern in which a high current flows.
  - Do not fetch signals from the oscillator.
2. The subsystem clock oscillator is a low-amplitude circuit in order to achieve a low consumption current, and is more prone to malfunction due to noise than the main system clock oscillator. Particular care is therefore required with the wiring method when the subsystem clock is used.

**RECOMMENDED OSCILLATOR CONSTANTS**

Main system clock: Ceramic resonator (T<sub>A</sub> = -40 to +85°C)

Manufacturer	Name	Frequency (MHz)	Recommended Oscillator Constants		Oscillation Voltage Range		Remarks
			C1 (pF)	C2 (pF)	MIN. (V)	MAX. (V)	
TDK	CCR4.0MC3	4.00	On-Chip	On-Chip	1.8	5.5	On-chip capacitor, surface mounting type
	FCR4.0MC5	4.00	On-Chip	On-Chip	1.8	5.5	On-chip capacitor, insertion type
	CCR4.19MC3	4.19	On-Chip	On-Chip	1.8	5.5	On-chip capacitor, surface mounting type
	FCR4.19MC5	4.19	On-Chip	On-Chip	1.8	5.5	On-chip capacitor, insertion type
	CCR5.00MC3	5.00	On-Chip	On-Chip	1.8	5.5	On-chip capacitor, surface mounting type
	FCR5.00MC5	5.00	On-Chip	On-Chip	1.8	5.5	On-chip capacitor, insertion type
	CCR8.00MC	8.00	On-Chip	On-Chip	2.7	5.5	On-chip capacitor, surface mounting type
	FCR8.00MC5	8.00	On-Chip	On-Chip	2.7	5.5	On-chip capacitor, insertion type
	CCR8.38MC	8.38	On-Chip	On-Chip	2.7	5.5	On-chip capacitor, surface mounting type
	FCR8.38MC5	8.38	On-Chip	On-Chip	2.7	5.5	On-chip capacitor, insertion type
	CCR10.00MC	10.00	On-Chip	On-Chip	2.7	5.5	On-chip capacitor, surface mounting type
	FCR10.00MC5	10.00	On-Chip	On-Chip	2.7	5.5	On-chip capacitor, insertion type
Murata Mfg. Co., Ltd.	CSA4.00MG	4.00	30	30	1.8	5.5	Insertion type
	CST4.00MGW	4.00	On-Chip	On-Chip	1.8	5.5	On-chip capacitor, insertion type
	CSA4.19MG	4.19	30	30	1.8	5.5	Insertion type
	CST4.19MGW	4.19	On-Chip	On-Chip	1.8	5.5	On-chip capacitor, insertion type
	CSA5.00MG	5.00	30	30	1.8	5.5	Insertion type
	CST5.00MGW	5.00	On-Chip	On-Chip	1.8	5.5	On-chip capacitor, insertion type
	CSA8.00MTZ	8.00	30	30	2.7	5.5	Insertion type
	CST8.00MTW	8.00	On-Chip	On-Chip	2.7	5.5	On-chip capacitor, insertion type
	CSA8.38MTZ	8.38	30	30	2.7	5.5	Insertion type
	CST8.38MTW	8.38	On-Chip	On-Chip	2.7	5.5	On-chip capacitor, insertion type
	CSA10.00MTZ	10.00	30	30	2.7	5.5	Insertion type
	CST10.00MTW	10.00	On-Chip	On-Chip	2.7	5.5	On-chip capacitor, insertion type

**Caution** The oscillator constant and oscillation voltage range indicate conditions of stable oscillation. The oscillation frequency precision is not guaranteed. For applications requiring oscillation frequency precision, the oscillation frequency must be adjusted on the implementation circuit. For details, please contact directly the manufacturer of the resonator you will use.



Main system clock: Ceramic resonator ( $T_A = -20$  to  $+80^\circ\text{C}$ )

Manufacturer	Name	Frequency (MHz)	Recommended Oscillator Constants		Oscillation Voltage Range		Remarks
			C1 (pF)	C2 (pF)	MIN. (V)	MAX. (V)	
Kyocera Corporation	PBRC4.00A	4.00	33	33	1.8	5.5	Surface mounting type
	PBRC4.00B	4.00	On-Chip	On-Chip	1.8	5.5	On-chip capacitor, surface mounting type
	KBR-4.00MSA	4.00	33	33	1.8	5.5	Insertion type
	KBR-4.00MKS	4.00	On-Chip	On-Chip	1.8	5.5	On-chip capacitor, insertion type
	PBRC5.00A	5.00	33	33	1.8	5.5	Surface mounting type
	PBRC5.00B	5.00	On-Chip	On-Chip	1.8	5.5	On-chip capacitor, surface mounting type
	KBR-5.00MSA	5.00	33	33	1.8	5.5	Insertion type
	KBR-5.00MKS	5.00	On-Chip	On-Chip	1.8	5.5	On-chip capacitor, insertion type
	KBR-8M	8.00	33	33	2.7	5.5	Insertion type
	KBR-10M	10.00	33	33	2.7	5.5	Insertion type

**Caution** The oscillator constant and oscillation voltage range indicate conditions of stable oscillation. The oscillation frequency precision is not guaranteed. For applications requiring oscillation frequency precision, the oscillation frequency must be adjusted on the implementation circuit. For details, please contact directly the manufacturer of the resonator you will use.

**DC Characteristics (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = 1.8 to 5.5 V)**

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit	
Input voltage, high	V <sub>IH1</sub>	P10 to P17, P21, P23, P30 to P32, P35 to P37, P40 to P47, P50 to P57, P64 to P67	V <sub>DD</sub> = 2.7 to 5.5 V	0.7 V <sub>DD</sub>		V <sub>DD</sub>	V
				0.8 V <sub>DD</sub>		V <sub>DD</sub>	V
	V <sub>IH2</sub>	P00 to P03, P20, P22, P24 to P27, P33, P34, RESET	V <sub>DD</sub> = 2.7 to 5.5 V	0.8 V <sub>DD</sub>		V <sub>DD</sub>	V
				0.85 V <sub>DD</sub>		V <sub>DD</sub>	V
	V <sub>IH3</sub>	P60 to P63 (N-ch open-drain)	V <sub>DD</sub> = 2.7 to 5.5 V	0.7 V <sub>DD</sub>		15	V
				0.8 V <sub>DD</sub>		15	V
	V <sub>IH4</sub>	X1, X2	V <sub>DD</sub> = 2.7 to 5.5 V	V <sub>DD</sub> - 0.5		V <sub>DD</sub>	V
				V <sub>DD</sub> - 0.2		V <sub>DD</sub>	V
	V <sub>IH5</sub>	XT1/P04, XT2	4.5 V ≤ V <sub>DD</sub> ≤ 5.5 V	0.8 V <sub>DD</sub>		V <sub>DD</sub>	V
			2.7 V ≤ V <sub>DD</sub> < 4.5 V	0.9 V <sub>DD</sub>		V <sub>DD</sub>	V
1.8 V ≤ V <sub>DD</sub> < 2.7 V <sup>Note</sup>			0.9 V <sub>DD</sub>		V <sub>DD</sub>	V	
Input voltage, low	V <sub>IL1</sub>	P10 to P17, P21, P23, P30 to P32, P35 to P37, P40 to P47, P50 to P57, P64 to P67	V <sub>DD</sub> = 2.7 to 5.5 V	0		0.3 V <sub>DD</sub>	V
				0		0.2 V <sub>DD</sub>	V
	V <sub>IL2</sub>	P00 to P03, P20, P22, P24 to P27, P33, P34, RESET	V <sub>DD</sub> = 2.7 to 5.5 V	0		0.2 V <sub>DD</sub>	V
				0		0.15 V <sub>DD</sub>	V
				0		0.1 V <sub>DD</sub>	V
	V <sub>IL3</sub>	P60 to P63	4.5 V ≤ V <sub>DD</sub> ≤ 5.5 V	0		0.3 V <sub>DD</sub>	V
			2.7 V ≤ V <sub>DD</sub> < 4.5 V	0		0.2 V <sub>DD</sub>	V
				0		0.1 V <sub>DD</sub>	V
	V <sub>IL4</sub>	X1, X2	V <sub>DD</sub> = 2.7 to 5.5 V	0		0.4	V
				0		0.2	V
	V <sub>IL5</sub>	XT1/P04, XT2	4.5 V ≤ V <sub>DD</sub> ≤ 5.5 V	0		0.2 V <sub>DD</sub>	V
			2.7 V ≤ V <sub>DD</sub> < 4.5 V	0		0.1 V <sub>DD</sub>	V
1.8 V ≤ V <sub>DD</sub> < 2.7 V <sup>Note</sup>			0		0.1 V <sub>DD</sub>	V	
Output voltage, high	V <sub>OH1</sub>	V <sub>DD</sub> = 4.5 to 5.5 V, I <sub>OH</sub> = -1 mA	V <sub>DD</sub> - 1.0			V	
		I <sub>OH</sub> = -100 μA	V <sub>DD</sub> - 0.5			V	
Output voltage, low	V <sub>OL1</sub>	P50 to P57, P60 to P63	V <sub>DD</sub> = 4.5 to 5.5 V, I <sub>OL</sub> = 15 mA	0.4	2.0	V	
		P01 to P03, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P64 to P67	V <sub>DD</sub> = 4.5 to 5.5 V, I <sub>OL</sub> = 1.6 mA		0.4	V	
	V <sub>OL2</sub>	SB0, SB1, SCK0	V <sub>DD</sub> = 4.5 to 5.5 V, open-drain pulled-up (R = 1 kΩ)		0.2 V <sub>DD</sub>	V	
	V <sub>OL3</sub>	I <sub>OL</sub> = 400 μA			0.5	V	

**Note** When using XT1/P04 as P04, input the inverse of P04 to XT2.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

**DC Characteristics (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = 1.8 to 5.5 V)**

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
Input leakage current, high	I <sub>LIH1</sub>	V <sub>IN</sub> = V <sub>DD</sub>	P00 to P03, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, $\overline{\text{RESET}}$			3	μA
	I <sub>LIH2</sub>		X1, X2, XT1/P04, XT2			20	μA
	I <sub>LIH3</sub>	V <sub>IN</sub> = 15 V	P60 to P63			80	μA
Input leakage current, low	I <sub>LIL1</sub>	V <sub>IN</sub> = 0 V	P00 to P03, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P64 to P67, $\overline{\text{RESET}}$			-3	μA
	I <sub>LIL2</sub>		X1, X2, XT1/P04, XT2			-20	μA
	I <sub>LIL3</sub>		P60 to P63			-3 <sup>Note</sup>	μA
Output leakage current, high	I <sub>LOH</sub>	V <sub>OUT</sub> = V <sub>DD</sub>			3	μA	
Output leakage current, low	I <sub>LOL</sub>	V <sub>OUT</sub> = 0 V			-3	μA	
Software pull-up resistor	R	V <sub>IN</sub> = 0 V, P01 to P03, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P64 to P67	15	40	90	kΩ	

**Note** For P60 to P63, a low-level input leak current of -200 μA (MAX.) flows only during the 3 clocks (no-wait time) after an instruction has been executed to read out port 6 (P6) or port mode register 6 (PM6). Outside the period of 3 clocks following execution a read-out instruction, the current is -3 μA (MAX.).

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

**DC Characteristics (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = 1.8 to 5.5 V)**

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit	
Supply current <sup>Note 1</sup>	I <sub>DD1</sub>	10.00-MHz crystal oscillation operation mode	V <sub>DD</sub> = 5.0 V ±10 % <sup>Note 2</sup>		12.0	24.0	mA
			V <sub>DD</sub> = 3.0 V ±10 % <sup>Note 3</sup>		1.4	2.8	mA
	I <sub>DD2</sub>	10.00-MHz crystal oscillation HALT mode	V <sub>DD</sub> = 5.0 V ±10 % <sup>Note 2</sup>		4.0	8.0	mA
			V <sub>DD</sub> = 3.0 V ±10 % <sup>Note 3</sup>		1.4	2.8	mA
	I <sub>DD3</sub>	32.768-kHz crystal oscillation operation mode <sup>Note 4</sup>	V <sub>DD</sub> = 5.0 V ±10 %		150	300	μA
			V <sub>DD</sub> = 3.0 V ±10 %		100	200	μA
			V <sub>DD</sub> = 2.0 V ±10 %		60	120	μA
	I <sub>DD4</sub>	32.768-kHz crystal oscillation HALT mode <sup>Note 4</sup>	V <sub>DD</sub> = 5.0 V ±10 %		25	50	μA
			V <sub>DD</sub> = 3.0 V ±10 %		5	15	μA
			V <sub>DD</sub> = 2.0 V ±10 %		2.5	10	μA
	I <sub>DD5</sub>	XT1 = V <sub>DD</sub> STOP mode, when using feedback resistor	V <sub>DD</sub> = 5.0 V ±10 %		2.0	30	μA
			V <sub>DD</sub> = 3.0 V ±10 %		1.0	10	μA
V <sub>DD</sub> = 2.0 V ±10 %				0.5	10	μA	
I <sub>DD6</sub>	XT1 = V <sub>DD</sub> STOP mode, when not using feedback resistor	V <sub>DD</sub> = 5.0 V ±10 %		0.1	30	μA	
		V <sub>DD</sub> = 3.0 V ±10 %		0.05	10	μA	
		V <sub>DD</sub> = 2.0 V ±10 %		0.05	10	μA	

- Notes**
1. Refers to the current flowing to the V<sub>DD</sub> pin. The current flowing to the on-chip pull-up resistors, ports, and A/D converter is not included.
  2. High-speed mode operation (when processor clock control register (PCC) is set to 00H)
  3. Low-speed mode operation (when PCC is set to 04H)
  4. When main system clock operation is stopped.


**AC Characteristics**

**(1) Basic Operation (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = 1.8 to 5.5 V)**

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit	
Cycle time (Min. instruction execution time)	T <sub>CY</sub>	Operating on main system clock	3.5 V ≤ V <sub>DD</sub> ≤ 5.5 V	0.4		64	μs
			2.7 V ≤ V <sub>DD</sub> < 3.5 V	0.8		64	μs
			1.8 V ≤ V <sub>DD</sub> < 2.7 V	2.0		64	μs
		Operating on subsystem clock		40 <sup>Note 1</sup>	122	125	μs
TIO input high-/low-level width	t <sub>TIH0</sub> ,	3.5 V ≤ V <sub>DD</sub> ≤ 5.5 V	2/f <sub>sam</sub> + 0.1 <sup>Note 2</sup>			μs	
	t <sub>TIL0</sub>	2.7 V ≤ V <sub>DD</sub> < 3.5 V	2/f <sub>sam</sub> + 0.2 <sup>Note 2</sup>			μs	
		1.8 V ≤ V <sub>DD</sub> < 2.7 V	2/f <sub>sam</sub> + 0.5 <sup>Note 2</sup>			μs	
TI1, TI2 input frequency	f <sub>TI1</sub>	V <sub>DD</sub> = 4.5 to 5.5 V	0		4	MHz	
			0		275	kHz	
TI1, TI2 input high-/low-level width	t <sub>TIH1</sub> ,	V <sub>DD</sub> = 4.5 to 5.5 V	100			ns	
	t <sub>TIL1</sub>		1.8			μs	
Interrupt input request high-/low-level width	t <sub>INTH</sub> ,	INTP0	3.5 V ≤ V <sub>DD</sub> ≤ 5.5 V	2/f <sub>sam</sub> + 0.1 <sup>Note 2</sup>		μs	
			2.7 V ≤ V <sub>DD</sub> < 3.5 V	2/f <sub>sam</sub> + 0.2 <sup>Note 2</sup>		μs	
			1.8 V ≤ V <sub>DD</sub> < 2.7 V	2/f <sub>sam</sub> + 0.5 <sup>Note 2</sup>		μs	
	t <sub>INTL</sub>	INTP1 to INTP3, KR0 to KR7	V <sub>DD</sub> = 2.7 to 5.5 V		10	μs	
					20	μs	
RESET low-level width	t <sub>RSL</sub>	V <sub>DD</sub> = 2.7 to 5.5 V		10	μs		
				20	μs		

- Notes**
1. Value when using an external clock. When a crystal resonator is used, the value becomes 114 μs (MIN.).
  2. In combination with bits 0 (SCS0) and 1 (SCS1) of sampling clock select register (SCS), selection of f<sub>sam</sub> is possible between f<sub>x</sub>/2<sup>N+1</sup>, f<sub>x</sub>/64, and f<sub>x</sub>/128 (when N= 0 to 4).

$T_{CY}$  vs.  $V_{DD}$  (At main system clock operation)



**(2) Read/Write Operation (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = 2.7 to 5.5 V)**

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
ASTB high-level width	t <sub>ASTH</sub>		0.5 t <sub>cy</sub>		ns
Address setup time	t <sub>ADS</sub>		0.5 t <sub>cy</sub> - 30		ns
Address hold time	t <sub>ADH</sub>		50		ns
Data input time from address	t <sub>ADD1</sub>			(2.5 + 2n)t <sub>cy</sub> - 50	ns
	t <sub>ADD2</sub>			(3 + 2n)t <sub>cy</sub> - 100	ns
Data input time from $\overline{RD}\downarrow$	t <sub>RDD1</sub>			(1 + 2n)t <sub>cy</sub> - 25	ns
	t <sub>RDD2</sub>			(2.5 + 2n)t <sub>cy</sub> - 100	ns
Read data hold time	t <sub>RDH</sub>		0		ns
$\overline{RD}$ low-level width	t <sub>RDL1</sub>		(1.5 + 2n)t <sub>cy</sub> - 20		ns
	t <sub>RDL2</sub>		(2.5 + 2n)t <sub>cy</sub> - 20		ns
$\overline{WAIT}\downarrow$ input time from $\overline{RD}\downarrow$	t <sub>RDWT1</sub>			0.5 t <sub>cy</sub>	ns
	t <sub>RDWT2</sub>			1.5 t <sub>cy</sub>	ns
$\overline{WAIT}\downarrow$ input time from $\overline{WR}\downarrow$	t <sub>WRWT</sub>			0.5 t <sub>cy</sub>	ns
$\overline{WAIT}$ low-level width	t <sub>WTL</sub>		(0.5 + 2n)t <sub>cy</sub> + 10	(2 + 2n)t <sub>cy</sub>	ns
Write data setup time	t <sub>WDS</sub>		100		ns
Write data hold time	t <sub>WDH</sub>	Load resistance ≥ 5 kΩ	20		ns
$\overline{WR}$ low-level width	t <sub>WRL</sub>		(2.5 + 2n)t <sub>cy</sub> - 20		ns
$\overline{RD}\downarrow$ delay time from ASTB $\downarrow$	t <sub>ASTRD</sub>		0.5 t <sub>cy</sub> - 30		ns
$\overline{WR}\downarrow$ delay time from ASTB $\downarrow$	t <sub>ASTWR</sub>		1.5 t <sub>cy</sub> - 30		ns
ASTB $\uparrow$ delay time from $\overline{RD}\uparrow$ in external fetch	t <sub>RDAST</sub>		t <sub>cy</sub> - 10	t <sub>cy</sub> + 40	ns
Address hold time from $\overline{RD}\uparrow$ in external fetch	t <sub>RDADH</sub>		t <sub>cy</sub>	t <sub>cy</sub> + 50	ns
Write data output time from $\overline{RD}\uparrow$	t <sub>RDWD</sub>	V <sub>DD</sub> = 4.5 to 5.5 V	0.5 t <sub>cy</sub> + 5	0.5 t <sub>cy</sub> + 30	ns
			0.5 t <sub>cy</sub> + 15	0.5 t <sub>cy</sub> + 90	ns
Write data output time from $\overline{WR}\downarrow$	t <sub>WRWD</sub>	V <sub>DD</sub> = 4.5 to 5.5 V	5	30	ns
			15	90	ns
Address hold time from $\overline{WR}\uparrow$	t <sub>WRADH</sub>	V <sub>DD</sub> = 4.5 to 5.5 V	t <sub>cy</sub>	t <sub>cy</sub> + 60	ns
			t <sub>cy</sub>	t <sub>cy</sub> + 100	ns
$\overline{RD}\uparrow$ delay time from $\overline{WAIT}\uparrow$	t <sub>WTRD</sub>		0.5 t <sub>cy</sub>	2.5 t <sub>cy</sub> + 80	ns
$\overline{WR}\uparrow$ delay time from $\overline{WAIT}\uparrow$	t <sub>WTWR</sub>		0.5 t <sub>cy</sub>	2.5 t <sub>cy</sub> + 80	ns

- Remarks**
1. t<sub>cy</sub> = T<sub>cy</sub>/4
  2. n indicates the number of waits.

(3) Serial Interface (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = 1.8 to 5.5 V)

(a) Serial Interface Channel 0

(i) 3-wire serial I/O mode ( $\overline{\text{SCK0}}$ ... Internal clock output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK0}}$ cycle time	t <sub>KCY1</sub>	4.5 V ≤ V <sub>DD</sub> ≤ 5.5 V	800			ns
		2.7 V ≤ V <sub>DD</sub> < 4.5 V	1600			ns
		2.0 V ≤ V <sub>DD</sub> < 2.7 V	3200			ns
			4800			ns
$\overline{\text{SCK0}}$ high-/low-level width	t <sub>KH1</sub> , t <sub>KL1</sub>	V <sub>DD</sub> = 4.5 to 5.5 V	t <sub>KCY1</sub> /2 - 50			ns
			t <sub>KCY1</sub> /2 - 100			ns
SI0 setup time (to $\overline{\text{SCK0}}\uparrow$ )	t <sub>SIK1</sub>	4.5 V ≤ V <sub>DD</sub> ≤ 5.5 V	100			ns
		2.7 V ≤ V <sub>DD</sub> < 4.5 V	150			ns
		2.0 V ≤ V <sub>DD</sub> < 2.7 V	300			ns
			400			ns
SI0 hold time (from $\overline{\text{SCK0}}\uparrow$ )	t <sub>KS11</sub>		400			ns
SO0 output delay time from $\overline{\text{SCK0}}\downarrow$	t <sub>KSO1</sub>	C = 100 pF <sup>Note</sup>			300	ns

**Note** C is the load capacitance of the  $\overline{\text{SCK0}}$  and SO0 output lines.

(ii) 3-wire serial I/O mode ( $\overline{\text{SCK0}}$ ... External clock input)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK0}}$ cycle time	t <sub>KCY2</sub>	4.5 V ≤ V <sub>DD</sub> ≤ 5.5 V	800			ns
		2.7 V ≤ V <sub>DD</sub> < 4.5 V	1600			ns
		2.0 V ≤ V <sub>DD</sub> < 2.7 V	3200			ns
			4800			ns
$\overline{\text{SCK0}}$ high-/low-level width	t <sub>KH2</sub> , t <sub>KL2</sub>	4.5 V ≤ V <sub>DD</sub> ≤ 5.5 V	400			ns
		2.7 V ≤ V <sub>DD</sub> < 4.5 V	800			ns
		2.0 V ≤ V <sub>DD</sub> < 2.7 V	1600			ns
			2400			ns
SI0 setup time (to $\overline{\text{SCK0}}\uparrow$ )	t <sub>SIK2</sub>	V <sub>DD</sub> = 2.0 to 5.5 V	100			ns
			150			ns
SI0 hold time (from $\overline{\text{SCK0}}\uparrow$ )	t <sub>KS12</sub>		400			ns
SO0 output delay time from $\overline{\text{SCK0}}\downarrow$	t <sub>KSO2</sub>	C = 100 pF <sup>Note</sup>	V <sub>DD</sub> = 2.0 to 5.5 V		300	ns
					500	ns
$\overline{\text{SCK0}}$ rise, fall time	t <sub>R2</sub> , t <sub>F2</sub>	When external device expansion function is used			160	ns
		When external device expansion function is not used	When 16-bit timer output function is used		700	ns
			When 16-bit timer output function is not used		1000	ns

**Note** C is the load capacitance of the SO0 output line.



**(iii) SBI mode ( $\overline{SCK0}$ ... Internal clock output)**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
$\overline{SCK0}$ cycle time	$t_{KCY3}$	$4.5\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	800			ns
		$2.0\text{ V} \leq V_{DD} < 4.5\text{ V}$	3200			ns
			4800			ns
$\overline{SCK0}$ high-/low-level width	$t_{KH3}$ , $t_{KL3}$	$V_{DD} = 4.5\text{ to }5.5\text{ V}$	$t_{KCY3}/2 - 50$			ns
			$t_{KCY3}/2 - 150$			ns
SB0, SB1 setup time (to $\overline{SCK0}\uparrow$ )	$t_{SIK3}$	$4.5\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	100			ns
		$2.0\text{ V} \leq V_{DD} < 4.5\text{ V}$	300			ns
			400			ns
SB0, SB1 hold time (from $\overline{SCK0}\uparrow$ )	$t_{KSI3}$		$t_{KCY3}/2$			ns
SB0, SB1 output delay time from $\overline{SCK0}\downarrow$	$t_{KSO3}$	R = 1 kΩ, C = 100 pF <sup>Note</sup>	$V_{DD} = 4.5\text{ to }5.5\text{ V}$	0	250	ns
				0	1000	ns
SB0, SB1↓ from $\overline{SCK0}\uparrow$	$t_{KSB}$		$t_{KCY3}$			ns
$\overline{SCK0}\downarrow$ from SB0, SB1↓	$t_{SBK}$		$t_{KCY3}$			ns
SB0, SB1 high-level width	$t_{SBH}$		$t_{KCY3}$			ns
SB0, SB1 low-level width	$t_{SBL}$		$t_{KCY3}$			ns

**Note** R and C are the load resistance and load capacitance of the SB0, SB1 and  $\overline{SCK0}$  output lines.

**(iv) SBI mode ( $\overline{SCK0}$ ... External clock input)**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
$\overline{SCK0}$ cycle time	$t_{KCY4}$	$4.5\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	800			ns
		$2.0\text{ V} \leq V_{DD} < 4.5\text{ V}$	3200			ns
			4800			ns
$\overline{SCK0}$ high-/low-level width	$t_{KH4}$ , $t_{KL4}$	$4.5\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	400			ns
		$2.0\text{ V} \leq V_{DD} < 4.5\text{ V}$	1600			ns
			2400			ns
SB0, SB1 setup time (to $\overline{SCK0}\uparrow$ )	$t_{SIK4}$	$4.5\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	100			ns
		$2.0\text{ V} \leq V_{DD} < 4.5\text{ V}$	300			ns
			400			ns
SB0, SB1 hold time (from $\overline{SCK0}\uparrow$ )	$t_{KSI4}$		$t_{KCY4}/2$			ns
SB0, SB1 output delay time from $\overline{SCK0}\downarrow$	$t_{KSO4}$	R = 1 kΩ, C = 100 pF <sup>Note</sup>	$V_{DD} = 4.5\text{ to }5.5\text{ V}$	0	300	ns
				0	1000	ns
SB0, SB1↓ from $\overline{SCK0}\uparrow$	$t_{KSB}$		$t_{KCY4}$			ns
$\overline{SCK0}\downarrow$ from SB0, SB1↓	$t_{SBK}$		$t_{KCY4}$			ns
SB0, SB1 high-level width	$t_{SBH}$		$t_{KCY4}$			ns
SB0, SB1 low-level width	$t_{SBL}$		$t_{KCY4}$			ns
$\overline{SCK0}$ rise, fall time	$t_{R4}$ , $t_{F4}$	When external device expansion function is used			160	ns
		When external device expansion function is not used	When 16-bit timer output function is used		700	ns
			When 16-bit timer output function is not used		1000	ns

**Note** R and C are the load resistance and load capacitance of the SB0 and SB1 output lines.

(v) 2-wire serial I/O mode ( $\overline{\text{SCK0}}$ ... Internal clock output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK0}}$ cycle time	$t_{\text{KCY5}}$	R = 1 kΩ, C = 100 pF <sup>Note</sup>	$2.7 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$	1600		ns
			$2.0 \text{ V} \leq V_{\text{DD}} < 2.7 \text{ V}$	3200		ns
				4800		ns
$\overline{\text{SCK0}}$ high-level width	$t_{\text{KH5}}$	$V_{\text{DD}} = 2.7 \text{ to } 5.5 \text{ V}$	$t_{\text{KCY5}}/2 - 160$			ns
			$t_{\text{KCY5}}/2 - 190$			ns
$\overline{\text{SCK0}}$ low-level width	$t_{\text{KL5}}$	$V_{\text{DD}} = 4.5 \text{ to } 5.5 \text{ V}$	$t_{\text{KCY5}}/2 - 50$			ns
			$t_{\text{KCY5}}/2 - 100$			ns
SB0, SB1 setup time (to $\overline{\text{SCK0}}\uparrow$ )	$t_{\text{SIK5}}$	$4.5 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$	300			ns
			$2.7 \text{ V} \leq V_{\text{DD}} < 4.5 \text{ V}$	350		ns
			$2.0 \text{ V} \leq V_{\text{DD}} < 2.7 \text{ V}$	400		ns
SB0, SB1 hold time (from $\overline{\text{SCK0}}\uparrow$ )	$t_{\text{KS15}}$		500			ns
			600			ns
SB0, SB1 output delay time from $\overline{\text{SCK0}}\downarrow$	$t_{\text{KSO5}}$		0		300	ns

**Note** R and C are the load resistance and load capacitance of the  $\overline{\text{SCK0}}$ , SB0 and SB1 output lines.

(vi) 2-wire serial I/O mode ( $\overline{\text{SCK0}}$ ... External clock input)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
$\overline{\text{SCK0}}$ cycle time	$t_{\text{KCY6}}$	$2.7 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$	1600			ns	
		$2.0 \text{ V} \leq V_{\text{DD}} < 2.7 \text{ V}$	3200			ns	
			4800			ns	
$\overline{\text{SCK0}}$ high-level width	$t_{\text{KH6}}$	$2.7 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$	650			ns	
			$2.0 \text{ V} \leq V_{\text{DD}} < 2.7 \text{ V}$	1300		ns	
				2100		ns	
$\overline{\text{SCK0}}$ low-level width	$t_{\text{KL6}}$	$2.7 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$	800			ns	
			$2.0 \text{ V} \leq V_{\text{DD}} < 2.7 \text{ V}$	1600		ns	
				2400		ns	
SB0, SB1 setup time (to $\overline{\text{SCK0}}\uparrow$ )	$t_{\text{SIK6}}$	$V_{\text{DD}} = 2.0 \text{ to } 5.5 \text{ V}$	100			ns	
			150			ns	
SB0, SB1 hold time (from $\overline{\text{SCK0}}\uparrow$ )	$t_{\text{KS16}}$		$t_{\text{KCY6}}/2$			ns	
SB0, SB1 output delay time from $\overline{\text{SCK0}}\downarrow$	$t_{\text{KSO6}}$	R = 1 kΩ, C = 100 pF <sup>Note</sup>	$4.5 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$	0		300	ns
			$2.0 \text{ V} \leq V_{\text{DD}} < 4.5 \text{ V}$	0		500	ns
				0		800	ns
$\overline{\text{SCK0}}$ rise, fall time	$t_{\text{r6}},$ $t_{\text{f6}}$	When external device expansion function is used			160	ns	
		When external device expansion function is not used	When 16-bit timer output function is used		700	ns	
			When 16-bit timer output function is not used		1000	ns	

**Note** R and C are the load resistance and load capacitance of the SB0 and SB1 output lines.

(b) Serial Interface Channel 1

(i) 3-wire serial I/O mode ( $\overline{\text{SCK1}}$ ... Internal clock output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK1}}$ cycle time	$t_{\text{KCY7}}$	$4.5 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$	800			ns
		$2.7 \text{ V} \leq V_{\text{DD}} < 4.5 \text{ V}$	1600			ns
		$2.0 \text{ V} \leq V_{\text{DD}} < 2.7 \text{ V}$	3200			ns
			4800			ns
$\overline{\text{SCK1}}$ high-/low-level width	$t_{\text{KH7}}$	$V_{\text{DD}} = 4.5 \text{ to } 5.5 \text{ V}$	$t_{\text{KCY7}}/2 - 50$			ns
	$t_{\text{KL7}}$		$t_{\text{KCY7}}/2 - 100$			ns
SI1 setup time (to $\overline{\text{SCK1}}\uparrow$ )	$t_{\text{SIK7}}$	$4.5 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$	100			ns
		$2.7 \text{ V} \leq V_{\text{DD}} < 4.5 \text{ V}$	150			ns
		$2.0 \text{ V} \leq V_{\text{DD}} < 2.7 \text{ V}$	300			ns
			400			ns
SI1 hold time (from $\overline{\text{SCK1}}\uparrow$ )	$t_{\text{KSI7}}$		400			ns
SO1 output delay time from $\overline{\text{SCK1}}\downarrow$	$t_{\text{KSO7}}$	$C = 100 \text{ pF}^{\text{Note}}$			300	ns

**Note** C is the load capacitance of the  $\overline{\text{SCK1}}$  and SO1 output lines.

(ii) 3-wire serial I/O mode ( $\overline{\text{SCK1}}$ ... External clock input)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK1}}$ cycle time	$t_{\text{KCY8}}$	$4.5 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$	800			ns
		$2.7 \text{ V} \leq V_{\text{DD}} < 4.5 \text{ V}$	1600			ns
		$2.0 \text{ V} \leq V_{\text{DD}} < 2.7 \text{ V}$	3200			ns
			4800			ns
$\overline{\text{SCK1}}$ high-/low-level width	$t_{\text{KH8}}$	$4.5 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$	400			ns
	$t_{\text{KL8}}$	$2.7 \text{ V} \leq V_{\text{DD}} < 4.5 \text{ V}$	800			ns
		$2.0 \text{ V} \leq V_{\text{DD}} < 2.7 \text{ V}$	1600			ns
			2400			ns
SI1 setup time (to $\overline{\text{SCK1}}\uparrow$ )	$t_{\text{SIK8}}$	$V_{\text{DD}} = 2.0 \text{ to } 5.5 \text{ V}$	100			ns
			150			ns
SI1 hold time (from $\overline{\text{SCK1}}\uparrow$ )	$t_{\text{KSI8}}$		400			ns
SO1 output delay time from $\overline{\text{SCK1}}\downarrow$	$t_{\text{KSO8}}$	$C = 100 \text{ pF}^{\text{Note}}$	$V_{\text{DD}} = 2.0 \text{ to } 5.5 \text{ V}$		300	ns
					500	ns
$\overline{\text{SCK1}}$ rise, fall time	$t_{\text{r8}}$ $t_{\text{f8}}$	When external device expansion function is used			160	ns
		When external device expansion function is not used	When 16-bit timer output function is used		700	ns
			When 16-bit timer output function is not used		1000	ns

**Note** C is the load capacitance of the SO1 output line.

(iii) 3-wire serial I/O mode with automatic transmit/receive function ( $\overline{\text{SCK1}}$ ... Internal clock output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK1}}$ cycle time	$t_{\text{KCY9}}$	$4.5 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$	800			ns
		$2.7 \text{ V} \leq V_{\text{DD}} < 4.5 \text{ V}$	1600			ns
		$2.0 \text{ V} \leq V_{\text{DD}} < 2.7 \text{ V}$	3200			ns
			4800			ns
$\overline{\text{SCK1}}$ high-/low-level width	$t_{\text{KH9}}, t_{\text{KL9}}$	$V_{\text{DD}} = 4.5 \text{ to } 5.5 \text{ V}$	$t_{\text{KCY9}}/2 - 50$			ns
			$t_{\text{KCY9}}/2 - 100$			ns
SI1 setup time (to $\overline{\text{SCK1}}\uparrow$ )	$t_{\text{SIK9}}$	$4.5 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$	100			ns
		$2.7 \text{ V} \leq V_{\text{DD}} < 4.5 \text{ V}$	150			ns
		$2.0 \text{ V} \leq V_{\text{DD}} < 2.7 \text{ V}$	300			ns
			400			ns
SI1 hold time (from $\overline{\text{SCK1}}\uparrow$ )	$t_{\text{SI9}}$		400			ns
SO1 output delay time from $\overline{\text{SCK1}}\downarrow$	$t_{\text{KSO9}}$	$C = 100 \text{ pF}$ <sup>Note</sup>			300	ns
$\text{STB}\uparrow$ from $\overline{\text{SCK1}}\uparrow$	$t_{\text{SBD}}$		$t_{\text{KCY9}}/2 - 100$		$t_{\text{KCY9}}/2 + 100$	ns
Strobe signal high-level width	$t_{\text{SBW}}$	$2.7 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$	$t_{\text{KCY9}} - 30$		$t_{\text{KCY9}} + 30$	ns
		$2.0 \text{ V} \leq V_{\text{DD}} < 2.7 \text{ V}$	$t_{\text{KCY9}} - 60$		$t_{\text{KCY9}} + 60$	ns
			$t_{\text{KCY9}} - 90$		$t_{\text{KCY9}} + 90$	ns
Busy signal setup time (to busy signal detection timing)	$t_{\text{BYS}}$		100			ns
Busy signal hold time (from busy signal detection timing)	$t_{\text{BYH}}$	$4.5 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$	100			ns
		$2.7 \text{ V} \leq V_{\text{DD}} < 4.5 \text{ V}$	150			ns
		$2.0 \text{ V} \leq V_{\text{DD}} < 2.7 \text{ V}$	200			ns
			300			ns
$\overline{\text{SCK1}}\downarrow$ from busy inactive	$t_{\text{SPS}}$				$2t_{\text{KCY9}}$	ns


**Note** C is the load capacitance of the  $\overline{\text{SCK1}}$  and SO1 output lines.

(iv) 3-wire serial I/O mode with automatic transmit/receive function ( $\overline{\text{SCK1}}$ ... External clock input)



Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK1}}$ cycle time	$t_{\text{KCY10}}$	$4.5 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$	800			ns
		$2.7 \text{ V} \leq V_{\text{DD}} < 4.5 \text{ V}$	1600			ns
		$2.0 \text{ V} \leq V_{\text{DD}} < 2.7 \text{ V}$	3200			ns
			4800			ns
$\overline{\text{SCK1}}$ high-/low-level width	$t_{\text{KH10}},$ $t_{\text{KL10}}$	$4.5 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$	400			ns
		$2.7 \text{ V} \leq V_{\text{DD}} < 4.5 \text{ V}$	800			ns
		$2.0 \text{ V} \leq V_{\text{DD}} < 2.7 \text{ V}$	1600			ns
			2400			ns
SI1 setup time (to $\overline{\text{SCK1}}\uparrow$ )	$t_{\text{SIK10}}$	$V_{\text{DD}} = 2.0 \text{ to } 5.5 \text{ V}$	100			ns
			150			ns
SI1 hold time (from $\overline{\text{SCK1}}\uparrow$ )	$t_{\text{KSI10}}$		400			ns
SO1 output delay time from $\overline{\text{SCK1}}\downarrow$	$t_{\text{KSO10}}$	C = 100 pF <sup>Note</sup>	$V_{\text{DD}} = 2.0 \text{ to } 5.5 \text{ V}$		300	ns
					500	ns
$\overline{\text{SCK1}}$ rise, fall time	$t_{\text{R10}},$ $t_{\text{F10}}$	When external device expansion function is used			160	ns
		When external device expansion function is not used			1000	ns

**Note** C is the load capacitance of the SO1 output line.



AC Timing Test Point (Excluding X1, XT1 Input)



Clock Timing




T1 Timing




Read/Write Operation


External fetch (No wait):




External fetch (Wait insertion):



**External data access (No wait):**




**External data access (Wait insertion):**






**Serial Transfer Timing**


**3-wire serial I/O mode:**




**SBI mode (Bus release signal transfer):**




**SBI Mode (Command signal transfer):**




**2-wire serial I/O mode:**



**3-wire serial I/O mode with automatic transmit/receive function:**



**3-wire serial I/O mode with automatic transmit/receive function (Busy processing):**



**Note** The signal is not actually driven low here; it is shown as such to indicate the timing.

**A/D Converter Characteristics (T<sub>A</sub> = -40 to +85°C, AV<sub>DD</sub> = V<sub>DD</sub> = 2.2 to 5.5 V, AV<sub>SS</sub> = V<sub>SS</sub> = 0 V)**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution			8	8	8	bit
Overall error <sup>Note</sup>		2.7 V ≤ AV <sub>REF</sub> ≤ AV <sub>DD</sub>			0.6	%
		2.2 V ≤ AV <sub>REF</sub> < 2.7 V			1.4	%
Conversion time	t <sub>CONV</sub>	2.7 V ≤ AV <sub>REF</sub> ≤ AV <sub>DD</sub>	19.1		200	μs
		2.2 V ≤ AV <sub>REF</sub> < 2.7 V	38.2		200	μs
Sampling time	t <sub>SAMP</sub>		24/f <sub>x</sub>			μs
Analog input voltage	V <sub>IAN</sub>		AV <sub>SS</sub>		AV <sub>REF</sub>	V
Reference voltage	AV <sub>REF</sub>		2.2		AV <sub>DD</sub>	V
AV <sub>REF</sub> resistance	RA <sub>IREF</sub>		4	14		kΩ


**Note** Overall error excluding quantization error (±1/2 LSB). It is indicated as a ratio to the full-scale value.

**Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics (T<sub>A</sub> = -40 to +85°C)**


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	V <sub>DDDR</sub>		1.8		5.5	V
Data retention supply current	I <sub>DDDR</sub>	V <sub>DDDR</sub> = 1.8 V Subsystem clock stops and feedback resistor disconnected		0.1	10	μA
Release signal set time	t <sub>SREL</sub>		0			μs
Oscillation stabilization wait time	t <sub>WAIT</sub>	Release by $\overline{\text{RESET}}$		2 <sup>18</sup> /f <sub>x</sub>		ms
		Release by interrupt request		<b>Note</b>		ms

**Note** In combination with bits 0 to 2 (OSTS0 to OSTS2) of oscillation stabilization time select register (OSTS), selection of 2<sup>13</sup>/f<sub>x</sub> and 2<sup>15</sup>/f<sub>x</sub> to 2<sup>18</sup>/f<sub>x</sub> is possible.


**Data Retention Timing (STOP Mode Release by  $\overline{\text{RESET}}$ )**




**Data Retention Timing (Standby Release Signal : STOP Mode Release by Interrupt Request Signal)**



**Interrupt Request Input Timing**



**RESET Input Timing**



**PROM PROGRAMMING CHARACTERISTICS**

**DC Characteristics**

**(1) PROM Write Mode ( $T_A = 25 \pm 5^\circ\text{C}$ ,  $V_{DD} = 6.5 \pm 0.25\text{ V}$ ,  $V_{PP} = 12.5 \pm 0.3\text{ V}$ )**

Parameter	Symbol	Symbol <sup>Note</sup>	Conditions	MIN.	TYP.	MAX.	Unit
Input voltage, high	$V_{IH}$	$V_{IH}$		$0.7 V_{DD}$		$V_{DD}$	V
Input voltage, low	$V_{IL}$	$V_{IL}$		0		$0.3 V_{DD}$	V
Output voltage, high	$V_{OH}$	$V_{OH}$	$I_{OH} = -1\text{ mA}$	$V_{DD} - 1.0$			V
Output voltage, low	$V_{OL}$	$V_{OL}$	$I_{OL} = 1.6\text{ mA}$			0.4	V
Input leakage current	$I_{LI}$	$I_{LI}$	$0 \leq V_{IN} \leq V_{DD}$	-10		+10	μA
$V_{PP}$ supply voltage	$V_{PP}$	$V_{PP}$		12.2	12.5	12.8	V
$V_{DD}$ supply voltage	$V_{DD}$	$V_{CC}$		6.25	6.5	6.75	V
$V_{PP}$ supply current	$I_{PP}$	$I_{PP}$	$\overline{\text{PGM}} = V_{IL}$			50	mA
$V_{DD}$ supply current	$I_{DD}$	$I_{CC}$				50	mA

**Note** Corresponding μPD27C1001A symbol

**(2) PROM Read Mode ( $T_A = 25 \pm 5^\circ\text{C}$ ,  $V_{DD} = 5.0 \pm 0.5\text{ V}$ ,  $V_{PP} = V_{DD} \pm 0.6\text{ V}$ )**

Parameter	Symbol	Symbol <sup>Note</sup>	Conditions	MIN.	TYP.	MAX.	Unit
Input voltage, high	$V_{IH}$	$V_{IH}$		$0.7 V_{DD}$		$V_{DD}$	V
Input voltage, low	$V_{IL}$	$V_{IL}$		0		$0.3 V_{DD}$	V
Output voltage, high	$V_{OH1}$	$V_{OH1}$	$I_{OH} = -1\text{ mA}$	$V_{DD} - 1.0$			V
	$V_{OH2}$	$V_{OH2}$	$I_{OH} = -100\ \mu\text{A}$	$V_{DD} - 0.5$			V
Output voltage, low	$V_{OL}$	$V_{OL}$	$I_{OL} = 1.6\text{ mA}$			0.4	V
Input leakage current	$I_{LI}$	$I_{LI}$	$0 \leq V_{IN} \leq V_{DD}$	-10		+10	μA
Output leakage current	$I_{LO}$	$I_{LO}$	$0 \leq V_{OUT} \leq V_{DD}$ , $\overline{\text{OE}} = V_{IH}$	-10		+10	μA
$V_{PP}$ supply voltage	$V_{PP}$	$V_{PP}$		$V_{DD} - 0.6$	$V_{DD}$	$V_{DD} + 0.6$	V
$V_{DD}$ supply voltage	$V_{DD}$	$V_{CC}$		4.5	5.0	5.5	V
$V_{PP}$ supply current	$I_{PP}$	$I_{PP}$	$V_{PP} = V_{DD}$			100	μA
$V_{DD}$ supply current	$I_{DD}$	$I_{CCA1}$	$\overline{\text{CE}} = V_{IL}$ , $V_{IN} = V_{IH}$			50	mA

**Note** Corresponding μPD27C1001A symbol

**AC Characteristics**

**(1) PROM Write Mode**

**(a) Page program mode ( $T_A = 25 \pm 5^\circ\text{C}$ ,  $V_{DD} = 6.5 \pm 0.25\text{ V}$ ,  $V_{PP} = 12.5 \pm 0.3\text{ V}$ )**

Parameter	Symbol	Symbol <sup>Note</sup>	Conditions	MIN.	TYP.	MAX.	Unit
Address setup time (to $\overline{\text{OE}}\downarrow$ )	t <sub>AS</sub>	t <sub>AS</sub>		2			μs
$\overline{\text{OE}}$ setup time	t <sub>OES</sub>	t <sub>OES</sub>		2			μs
$\overline{\text{CE}}$ setup time (to $\overline{\text{OE}}\downarrow$ )	t <sub>CES</sub>	t <sub>CES</sub>		2			μs
Input data setup time (to $\overline{\text{OE}}\downarrow$ )	t <sub>DS</sub>	t <sub>DS</sub>		2			μs
Address hold time (from $\overline{\text{OE}}\uparrow$ )	t <sub>AH</sub>	t <sub>AH</sub>		2			μs
	t <sub>AHL</sub>	t <sub>AHL</sub>		2			μs
	t <sub>AHV</sub>	t <sub>AHV</sub>		0			μs
Input data hold time (from $\overline{\text{OE}}\uparrow$ )	t <sub>DH</sub>	t <sub>DH</sub>		2			μs
Data output float delay time from $\overline{\text{OE}}\uparrow$	t <sub>DF</sub>	t <sub>DF</sub>		0		250	ns
V <sub>PP</sub> setup time (to $\overline{\text{OE}}\downarrow$ )	t <sub>VPS</sub>	t <sub>VPS</sub>		1.0			ms
V <sub>DD</sub> setup time (to $\overline{\text{OE}}\downarrow$ )	t <sub>VDS</sub>	t <sub>VCS</sub>		1.0			ms
Program pulse width	t <sub>PW</sub>	t <sub>PW</sub>		0.095	0.1	0.105	ms
Valid data delay time from $\overline{\text{OE}}\downarrow$	t <sub>OE</sub>	t <sub>OE</sub>				1	μs
$\overline{\text{OE}}$ pulse width during data latching	t <sub>LW</sub>	t <sub>LW</sub>		1			μs
$\overline{\text{PGM}}$ setting time	t <sub>PGMS</sub>	t <sub>PGMS</sub>		2			μs
$\overline{\text{CE}}$ hold time	t <sub>CEH</sub>	t <sub>CEH</sub>		2			μs
$\overline{\text{OE}}$ hold time	t <sub>OEH</sub>	t <sub>OEH</sub>		2			μs

**Note** Corresponding μPD27C1001A symbol

**(b) Byte program mode ( $T_A = 25 \pm 5^\circ\text{C}$ ,  $V_{DD} = 6.5 \pm 0.25\text{ V}$ ,  $V_{PP} = 12.5 \pm 0.3\text{ V}$ )**

Parameter	Symbol	Symbol <sup>Note</sup>	Conditions	MIN.	TYP.	MAX.	Unit
Address setup time (to $\overline{\text{PGM}}\downarrow$ )	t <sub>AS</sub>	t <sub>AS</sub>		2			μs
$\overline{\text{OE}}$ setup time	t <sub>OES</sub>	t <sub>OES</sub>		2			μs
$\overline{\text{CE}}$ setup time (to $\overline{\text{PGM}}\downarrow$ )	t <sub>CES</sub>	t <sub>CES</sub>		2			μs
Input data setup time (to $\overline{\text{PGM}}\downarrow$ )	t <sub>DS</sub>	t <sub>DS</sub>		2			μs
Address hold time (from $\overline{\text{OE}}\uparrow$ )	t <sub>AH</sub>	t <sub>AH</sub>		2			μs
Input data hold time (from $\overline{\text{PGM}}\uparrow$ )	t <sub>DH</sub>	t <sub>DH</sub>		2			μs
Data output float delay time from $\overline{\text{OE}}\uparrow$	t <sub>DF</sub>	t <sub>DF</sub>		0		250	ns
V <sub>PP</sub> setup time (to $\overline{\text{PGM}}\downarrow$ )	t <sub>VPS</sub>	t <sub>VPS</sub>		1.0			ms
V <sub>DD</sub> setup time (to $\overline{\text{PGM}}\downarrow$ )	t <sub>VDS</sub>	t <sub>VCS</sub>		1.0			ms
Program pulse width	t <sub>PW</sub>	t <sub>PW</sub>		0.095	0.1	0.105	ms
Valid data delay time from $\overline{\text{OE}}\downarrow$	t <sub>OE</sub>	t <sub>OE</sub>				1	μs
$\overline{\text{OE}}$ hold time	t <sub>OEH</sub>	—		2			μs

**Note** Corresponding μPD27C1001A symbol

**(2) PROM Read Mode ( $T_A = 25 \pm 5^\circ\text{C}$ ,  $V_{DD} = 5.0 \pm 0.5 \text{ V}$ ,  $V_{PP} = V_{DD} \pm 0.6 \text{ V}$ )**


Parameter	Symbol	Symbol <sup>Note</sup>	Conditions	MIN.	TYP.	MAX.	Unit
Data output time from address	$t_{ACC}$	$t_{ACC}$	$\overline{CE} = \overline{OE} = V_{IL}$			800	ns
Data output delay time from $\overline{CE}\downarrow$	$t_{CE}$	$t_{CE}$	$\overline{OE} = V_{IL}$			800	ns
Data output delay time from $\overline{OE}\downarrow$	$t_{OE}$	$t_{OE}$	$\overline{CE} = V_{IL}$			200	ns
Data output float delay time from $\overline{OE}\uparrow$	$t_{DF}$	$t_{DF}$	$\overline{CE} = V_{IL}$	0		60	ns
Data hold time from address	$t_{OH}$	$t_{OH}$	$\overline{CE} = \overline{OE} = V_{IL}$	0			ns

**Note** Corresponding  $\mu$ PD27C1001A symbol


**(3) PROM Programming Mode Setting ( $T_A = 25^\circ\text{C}$ ,  $V_{SS} = 0 \text{ V}$ )**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
PROM programming mode setup time	$t_{SMA}$		10			$\mu\text{s}$

**PROM Write Mode Timing (Page program mode)**




**PROM Write Mode Timing (Byte program mode)**



- Cautions**
1. VDD must be applied before VPP and cut off after VPP.
  2. VPP must not exceed +13.5 V including overshoot.
  3. Removing and reinserting while +12.5 V is applied to VPP may adversely affect reliability.


**PROM Read Mode Timing**



- Notes**
1. When reading within the  $t_{ACC}$  range, the  $\overline{OE}$  input delay time from the  $\overline{CE}$  fall time must be maximum of  $t_{ACC} - t_{OE}$ .
  2.  $t_{DF}$  is the time from the point at which either  $\overline{OE}$  or  $\overline{CE}$  (whichever is first) reaches  $V_{IH}$ .




PROM Programming Mode Setting Timing




★10. CHARACTERISTIC CURVE (REFERENCE VALUE)

I<sub>DD</sub> vs. V<sub>DD</sub> (Main System Clock: 10.0 MHz)



11. PACKAGE DRAWINGS

64 PIN PLASTIC SHRINK DIP (750 mils)



**NOTE**




- 1) Each lead centerline is located within 0.17 mm (0.007 inch) of its true position (T.P.) at maximum material condition.
- 2) Item "K" to center of leads when formed parallel.

ITEM	MILLIMETERS	INCHES
A	58.68 MAX.	2.311 MAX.
B	1.78 MAX.	0.070 MAX.
C	1.778 (T.P.)	0.070 (T.P.)
D	0.50±0.10	0.020 <sup>+0.004</sup> <sub>-0.005</sub>
F	0.9 MIN.	0.035 MIN.
G	3.2±0.3	0.126±0.012
H	0.51 MIN.	0.020 MIN.
I	4.31 MAX.	0.170 MAX.
J	5.08 MAX.	0.200 MAX.
K	19.05 (T.P.)	0.750 (T.P.)
L	17.0	0.669
M	0.25 <sup>+0.10</sup> <sub>-0.05</sub>	0.010 <sup>+0.004</sup> <sub>-0.003</sub>
N	0.17	0.007
R	0~15°	0~15°

P64C-70-750A,C-1

**Remark** The dimensions and materials of ES versions are the same as those of mass-produced versions.

**64 PIN CERAMIC SHRINK DIP (750 mils)**





**NOTES**

- 1) Each lead centerline is located within 0.25 mm (0.010 inch) of its true position (T.P.) at maximum material condition.
- 2) Item "K" to center of leads when formed parallel.

ITEM	MILLIMETERS	INCHES
A	58.68 MAX.	2.310 MAX.
B	1.78 MAX.	0.070 MAX.
C	1.778 (T.P.)	0.070 (T.P.)
D	0.46±0.05	0.018±0.002
F	0.8 MIN.	0.031 MIN.
G	3.5±0.3	0.138±0.012
H	1.0 MIN.	0.039 MIN.
I	3.0	0.118
J	5.08 MAX.	0.200 MAX.
K	19.05 (T.P.)	0.750 (T.P.)
L	18.8	0.740
M	0.25±0.05	0.010 <sup>+0.002</sup> <sub>-0.003</sub>
N	0.25	0.010
R	0~15°	0~15°
S	φ8.89	φ0.350

**P64DW-70-750A-1**

**64 PIN PLASTIC QFP (14 × 14)**



**NOTE**


1. Controlling dimension — millimeter.
2. Each lead centerline is located within 0.15 mm (0.006 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	17.6±0.4	0.693±0.016
B	14.0±0.2	0.551 <sup>+0.009</sup> <sub>-0.008</sub>
C	14.0±0.2	0.551 <sup>+0.009</sup> <sub>-0.008</sub>
D	17.6±0.4	0.693±0.016
F	1.0	0.039
G	1.0	0.039
H	0.37 <sup>+0.08</sup> <sub>-0.07</sub>	0.015 <sup>+0.003</sup> <sub>-0.004</sub>
I	0.15	0.006
J	0.8 (T.P.)	0.031 (T.P.)
K	1.8±0.2	0.071±0.008
L	0.8±0.2	0.031 <sup>+0.009</sup> <sub>-0.008</sub>
M	0.17 <sup>+0.08</sup> <sub>-0.07</sub>	0.007 <sup>+0.003</sup> <sub>-0.004</sub>
N	0.10	0.004
P	2.55±0.1	0.100±0.004
Q	0.1±0.1	0.004±0.004
R	5°±5°	5°±5°
S	2.85 MAX.	0.113 MAX.


P64GC-80-AB8-4

**Remark** The dimensions and materials of ES versions are the same as those of mass-produced versions.

**64 PIN PLASTIC LQFP (12 × 12)**



detail of lead end



**NOTE**


Each lead centerline is located within 0.13 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	14.8±0.4	0.583±0.016
B	12.0±0.2	0.472 <sup>+0.009</sup> <sub>-0.008</sub>
C	12.0±0.2	0.472 <sup>+0.009</sup> <sub>-0.008</sub>
D	14.8±0.4	0.583±0.016
F	1.125	0.044
G	1.125	0.044
H	0.30±0.10	0.012 <sup>+0.004</sup> <sub>-0.005</sub>
I	0.13	0.005
J	0.65 (T.P.)	0.026 (T.P.)
K	1.4±0.2	0.055±0.008
L	0.6±0.2	0.024 <sup>+0.008</sup> <sub>-0.009</sub>
M	0.15 <sup>+0.10</sup> <sub>-0.05</sub>	0.006 <sup>+0.004</sup> <sub>-0.003</sub>
N	0.10	0.004
P	1.4	0.055
Q	0.125±0.075	0.005±0.003
R	5°±5°	5°±5°
S	1.7 MAX.	0.067 MAX.

P64GK-65-8A8-1

**Remark** The dimensions and materials of ES versions are the same as those of mass-produced versions.

64 PIN CERAMIC WQFN



**NOTE**  
 Each lead centerline is located within 0.08 mm (0.003 inch) of its true position (T.P.) at maximum material condition.

X64KW-80A1

ITEM	MILLIMETERS	INCHES
A	14.0±0.18	0.551±0.007
B	13.4	0.528
C	13.4	0.528
D	14.0±0.18	0.551±0.007
F	1.84	0.072
G	3.56 MAX.	0.141 MAX.
H	0.51±0.1	0.02±0.004
I	0.08	0.003
J	0.8 (T.P.)	0.031 (T.P.)
K	1.0±0.15	0.039 <sup>+0.007</sup> <sub>-0.006</sub>
Q	C 0.3	C 0.012
R	1.0	0.039
S	1.0	0.039
T	R 3.0	R 0.118
U	10.8	0.425
U1	1.4	0.055
W	0.75±0.15	0.03 <sup>+0.006</sup> <sub>-0.007</sub>
Z	0.10	0.004

**12. RECOMMENDED SOLDERING CONDITIONS**

The μPD78P018F should be soldered and mounted under the following recommended conditions.

For the recommended soldering conditions, refer to the document **Semiconductor Device Mounting Technology Manual (C10535E)**.

For soldering methods and conditions other than those recommended below, contact your NEC sales representative.

**Table 12-1. Surface Mounting Type Soldering Conditions**

**(1) μPD78P018FGC-AB8: 64-pin Plastic QFP (14 × 14 mm)**

Soldering Method	Soldering Conditions	Symbol
Infrared rays reflow	Package peak temperature: 235°C, Time: 30 seconds max. (at 210°C or higher), Count: Three times or less	IR35-00-3
VPS	Package peak temperature: 215°C, Time: 40 seconds max. (at 200°C or higher), Count: Three times or less	VP15-00-3
Wave soldering	Solder temperature: 260°C, Time: 10 seconds max., Count: Once, Preheating temperature: 120°C max. (package surface temperature)	WS60-00-1
Partial heating	Pin temperature: 300°C or below, Time: 3 seconds max. (per pin row)	—

**(2) μPD78P018FGK-8A8: 64-pin Plastic LQFP (12 × 12 mm)**

Soldering Method	Soldering Conditions	Symbol
Infrared rays reflow	Package peak temperature: 235°C, Time: 30 seconds max. (at 210°C or higher), Count: Twice or less, Exposure limit: 7 days <b>Note</b> (after 7 days, prebake 125°C for 10 hours)	IR35-107-2
VPS	Package peak temperature: 215°C, Time: 40 seconds max. (at 200°C or higher), Count: Twice or less, Exposure limit: 7 days <b>Note</b> (after 7 days, prebake 125°C for 10 hours)	VP15-107-2
Wave soldering	Solder temperature: 260°C, Time: 10 seconds max., Count: Once, Preheating temperature: 120°C max. (package surface temperature), Exposure limit: 7 days <b>Note</b> (after 7 days, prebake 125°C for 10 hours)	WS60-107-1
Partial heating	Pin temperature: 300°C or below, Time: 3 seconds max. (per pin row)	—

**Note** Maximum allowable time from taking the soldering packages out of dry pack to soldering.  
Storage conditions: 25°C and relative humidity of 65% or less.

**Caution** Do not use different soldering methods together (except for partial heating).

**Table 12-2. Insertion Type Soldering Conditions**

**μPD78P018FCW: 64-pin Plastic Shrink DIP (750 mils)**

**μPD78P018FDW: 64-pin Ceramic Shrink DIP (with window) (750 mils)**

Soldering Method	Soldering Conditions
Wave soldering (pin only)	Solder temperature: 260°C or below, Time: 10 seconds max.
Partial heating	Pin temperature: 300°C or below, Time: 3 seconds max. (per pin row)

**Caution** Apply wave soldering only to the pins and be careful not to bring solder into direct contact with the package.



★ **APPENDIX A. DEVELOPMENT TOOLS**

The following development tools are available for system development using the μPD78P018F.  
 Also refer to **(5) Cautions on using development tools.**

**(1) Language Processing Software**

RA78K/0	78K/0 Series common assembler package
CC78K/0	78K/0 Series common C compiler package
DF78014	Device file for μPD78018F Subseries
CC78K/0-L	78K/0 Series common C compiler library source file

**(2) PROM Writing Tools**

PG-1500	PROM programmer
PA-78P018CW PA-78P018GC PA-78P018GK PA-78P018KK-S	Programmer adapter connected to PG-1500
PG-1500 controller	PG-1500 control program

**(3) Debugging Tool**

- **When using in-circuit emulator IE-78K0-NS**

IE-78K0-NS	In-circuit emulator common to 78K/0 Series
IE-70000-MC-PS-B	Power supply unit for IE-78K0-NS
IE-70000-98-IF-C	Interface adapter when using PC-9800 series as host machine (excluding notebook PCs, C bus supported )
IE-70000-CD-I-A	PC card and interface cable when using notebook PC of PC-9800 series as host machine (PCMCIA socket supported)
IE-70000-PC-IF-C	Interface adapter when using IBM PC/AT™ compatible as host machine (ISA bus supported)
IE-70000-PCI-IF	Adapter when using PC that incorporates PCI bus as host machine
IE-78018-NS-EM1	Emulation board for μPD78018F Subseries
NP-64CW	Emulation probe for 64-pin plastic shrink DIP (CW type)
NP-64GC	Emulation probe for 64-pin plastic QFP (GC-AB8 type)
NP-64GK	Emulation probe for 64-pin plastic LQFP (GC-8A8 type)
TGK-064SBW	Conversion adapter for connecting target system board designed to mount a 64-pin plastic LQFP (GK-8A8 type) and NP-64GK.
EV-9200GC-64	Socket to be mounted on target system board manufactured for 64-pin plastic QFP (GC-AB8 type)
ID78K0-NS <sup>Note</sup>	Integrated debugger for IE-78K0-NS
SM78K0	System simulator common to 78K/0 Series
DF78014	Device file for μPD78018F Subseries

• When using in-circuit emulator IE-78001-R-A

IE-78001-R-A	In-circuit emulator common to 78K/0 Series
IE-70000-98-IF-C	Interface adapter when using PC-9800 series as host machine (excluding notebook PCs, C bus supported)
IE-70000-PC-IF-C	Interface adapter when using IBM PC/AT compatible as host machine (ISA bus supported)
IE-78000-R-SV3	Interface adapter and cable when using EWS as host machine
IE-70000-PCI-IF	Adapter when using PC that incorporates PCI bus as host machine
IE-78018-NS-EM1	Emulation board for μPD78018F Subseries
IE-78K0-R-EX1	Emulation probe conversion board to use IE-78018-NS-EM1 on IE-78001-R-A
EP-78240CW-R	Emulation probe for 64-pin plastic shrink DIP (CW type)
EP-78240GC-R	Emulation probe for 64-pin plastic QFP (GC-AB8 type)
EP-78012GK-R	Emulation probe for 64-pin plastic LQFP (GK-8A8 type)
TGK-064SBW	Conversion adapter for connecting target system board designed to mount a 64-pin plastic LQFP (GK-8A8) and NP-64GK.
EV-9200GC-64	Socket to be mounted on target system board manufactured for 64-pin plastic QFP (GC-AB8 type)
ID78K0	Integrated debugger for IE-78001-R-A
SM78K0	System simulator common to 78K/0 Series
DF78014	Device file for μPD78018F Subseries

**(4) Real-time OS**

RX78K/0	Real-time OS for 78K/0 Series
MX78K0	OS for 78K/0 Series

**(5) Cautions on using development tools**

- The ID-78K0-NS, ID78K0, and SM78K0 are used in combination with the DF78014.
- The CC78K/0 and RX78K/0 are used in combination with the RA78K/0 and the DF78014.
- The NP-64CW, NP64GC, and NP-64GK are products made by Naitou Densai Machidaseisakusho (+81-44-822-3813).

Contact an NEC dealer regarding the purchase of these products.

- The TGK-064SBW is a product made by TOKYO ELETECH CORPORATION.

For further information, connect to: Daimaru Kogyo, Ltd.

Tokyo Electronics Dept. (+81-3-3820-7112)

Osaka Electronics Dept. (+81-6-244-6672)


- For third party development tools, see the **78K/0 Series Selection Guide (U11126E)**.
- The host machines and OSs supporting each software are as follows.

Software	Host Machine [OS]	PC	EWS
		PC-9800 series [Windows™] IBM PC/AT compatible [Japanese/English Windows]	HP9000 series 700™ [HP-UX™] SPARCstation™ [SunOS™, Solaris™] NEWS™ (RISC) [NEWS-OS™]
RA78K/0		√ <b>Note</b>	√
CC78K/0		√ <b>Note</b>	√
PG-1500 controller		√ <b>Note</b>	—
ID78K0-NS		√	—
ID78K0		√	√
SM78K0		√	—
RX78K/0		√ <b>Note</b>	√
MX78K0		√ <b>Note</b>	√

**Note** DOS-based software

Drawing of Conversion Socket (EV-9200GC-64) and Recommended Footprint


Figure A-1. Drawing of EV-9200GC-64 (for reference only)



EV-9200GC-64-G0

ITEM	MILLIMETERS	INCHES
A	18.8	0.74
B	14.1	0.555
C	14.1	0.555
D	18.8	0.74
E	4-C 3.0	4-C 0.118
F	0.8	0.031
G	6.0	0.236
H	15.8	0.622
I	18.5	0.728
J	6.0	0.236
K	15.8	0.622
L	18.5	0.728
M	8.0	0.315
N	7.8	0.307
O	2.5	0.098
P	2.0	0.079
Q	1.35	0.053
R	0.35±0.1	0.014 <sup>+0.004</sup> <sub>-0.005</sub>
S	φ2.3	φ0.091
T	φ1.5	φ0.059

Figure A-2. Recommended Footprint of EV-9200GC-64 (for reference only)



EV-9200GC-64-P1E


ITEM	MILLIMETERS	INCHES
A	19.5	0.768
B	14.8	0.583
C	$0.8 \pm 0.02 \times 15 = 12.0 \pm 0.05$	$0.031^{+0.002}_{-0.001} \times 0.591 = 0.472^{+0.003}_{-0.002}$
D	$0.8 \pm 0.02 \times 15 = 12.0 \pm 0.05$	$0.031^{+0.002}_{-0.001} \times 0.591 = 0.472^{+0.003}_{-0.002}$
E	14.8	0.583
F	19.5	0.768
G	$6.00 \pm 0.08$	$0.236^{+0.004}_{-0.003}$
H	$6.00 \pm 0.08$	$0.236^{+0.004}_{-0.003}$
I	$0.5 \pm 0.02$	$0.197^{+0.001}_{-0.002}$
J	$\phi 2.36 \pm 0.03$	$\phi 0.093^{+0.001}_{-0.002}$
K	$\phi 2.2 \pm 0.1$	$\phi 0.087^{+0.004}_{-0.005}$
L	$\phi 1.57 \pm 0.03$	$\phi 0.062^{+0.001}_{-0.002}$

**Caution** Dimensions of mount pad for EV-9200 and that for target device (QFP) may be different in some parts. For the recommended mount pad dimensions for QFP, refer to "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL" (C10535E).

Drawing of Conversion Adapter (TGK-064SBW)

Figure A-3. Drawing of TGK-064SBW (for reference only)

**TGK-064SBW (TQPACK064SB + TQSOCKET064SBW)**  
**Package dimension (unit: mm)**



ITEM	MILLIMETERS	INCHES	ITEM	MILLIMETERS	INCHES
A	18.4	0.724	a	φ0.3	φ0.012
B	0.65x15=9.75	0.026x0.591=0.384	b	1.85	0.073
C	0.65	0.026	c	3.5	0.138
D	7.75	0.305	d	2.0	0.079
E	10.15	0.400	e	3.9	0.154
F	12.55	0.494	f	1.325	0.052
G	14.95	0.589	g	1.325	0.052
H	0.65x15=9.75	0.026x0.591=0.384	h	5.9	0.232
I	11.85	0.467	i	0.8	0.031
J	18.4	0.724	j	2.4	0.094
K	C 2.0	C 0.079	k	2.7	0.106
L	12.45	0.490	<b>TGK-064SBW-G1E</b>		
M	10.25	0.404			
N	7.7	0.303			
O	10.02	0.394			
P	14.92	0.587			
Q	11.1	0.437			
R	1.45	0.057			
S	1.45	0.057			
T	4-φ1.3	4-φ0.051			
U	1.8	0.071			
V	5.0	0.197			
W	φ5.3	φ0.209			
X	4-C 1.0	4-C 0.039			
Y	φ3.55	φ0.140			
Z	φ0.9	φ0.035			

**note:** Product of TOKYO ELETECH CORPORATION.

## APPENDIX B. RELATED DOCUMENTS

## Device Related Documents

Document Name	Document No.		
	English	Japanese	
μPD78011F, 78012F, 78013F, 78014F, 78015F, 78016F, 78018F Data Sheet	U10280E	U10280J	
μPD78P018F Data Sheet	This document	U10955J	
μPD78018F, 78018FY Subseries User's Manual	U10659E	U10659J	
78K/0 Series User's Manual - Instructions	U12326E	U12326J	
78K/0 Series Instruction List	—	U10903J	
78K/0 Series Instruction Set	—	U10904J	
μPD78018F Subseries Special Function Register Table	—	IEM-5594	
78K/0 Series Application Note	Basics (I)	U12704E	U12704J
	Floating-Point Arithmetic Programs	IEA-1289	U13482J

## Development Tool Documents (User's Manual)

Document Name	Document No.		
	English	Japanese	
RA78K0 Assembler Package	Operation	U11802E	U11802J
	Assembly Language	U11801E	U11801J
	Structured Assembly Language	U11789E	U11789J
RA78K Series Structured Assembler Preprocessor	EEU-1402	U12323J	
CC78K0 C Compiler	Operation	U11517E	U11517J
	Language	U11518E	U11518J
CC78K/0 C Compiler Application Note	Programming Know-How	U13034E	U13034J
PG-1500 PROM Programmer	U11940E	U11940J	
PG-1500 Controller PC-9800 Series (MS-DOS™) Based	EEU-1291	EEU-704	
PG-1500 Controller IBM PC Series (PC DOS™) Based	U10540E	EEU-5008	
IE-78K0-NS	To be prepared	To be prepared	
IE-78001-R-A	To be prepared	To be prepared	
IE-78K0-R-EX1	To be prepared	To be prepared	
IE-78018-NS-EM1	To be prepared	U13289J	
EP-78240	U10332E	EEU-986	
EP-78012GK-R	EEU-1538	EEU-5012	
SM78K0 System Simulator Windows Based	Reference	U10181E	U10181J
SM78K Series System Simulator	External Part User Open Interface Specification	U10092E	U10092J
ID78K/0-NS Integrated Debugger Windows Based	Reference	U12900E	U12900J
ID78K/0 Integrated Debugger EWS Based	Reference	—	U11151J
ID78K/0 Integrated Debugger PC Based	Reference	U11539E	U11539J
ID78K/0 Integrated Debugger Windows Based	Guide	U11649E	U11649J

**Caution** The contents of the above related documents are subject to change without notice. The latest documents should be used for design.

**Embedded Software Documents (User's Manual)**

Document Name		Document No.	
		English	Japanese
78K/0 Series Real-Time OS	Basics	U11537E	U11537J
	Installation	U11536E	U11536J
78K/0 Series OS MX78K0	Basics	U12257E	U12257J

**Other Documents**

Document Name	Document No.	
	English	Japanese
NEC IC Package Manual (CD-ROM)	C13388E	—
Semiconductor Device Mounting Technology Manual	C10535E	C10535J
Quality Grades on NEC Semiconductor Devices	C11531E	C11531J
NEC Semiconductor Device Reliability/Quality Control System	C10983E	C10983J
Guide to Prevent Damage for Semiconductor Devices by Electrostatic Discharge (ESD)	C11892E	C11892J
Guide to Quality Assurance for Semiconductor Devices	MEI-1202	—
Microcomputer Product Series Guide	—	U11416J

**Caution** The contents of the above related documents are subject to change without notice. The latest documents should be used for design.



[MEMO]

## NOTES FOR CMOS DEVICES

### ① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

**Note:** Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

### ② HANDLING OF UNUSED INPUT PINS FOR CMOS

**Note:** No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS device behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to  $V_{DD}$  or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

### ③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

**Note:** Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

## Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- Ordering information
- Product release schedule
- Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

### NEC Electronics Inc. (U.S.)

Santa Clara, California  
Tel: 408-588-6000  
800-366-9782  
Fax: 408-588-6130  
800-729-9288

### NEC Electronics (Germany) GmbH

Duesseldorf, Germany  
Tel: 0211-65 03 02  
Fax: 0211-65 03 490

### NEC Electronics (UK) Ltd.

Milton Keynes, UK  
Tel: 01908-691-133  
Fax: 01908-670-290

### NEC Electronics Italiana s.r.l.

Milano, Italy  
Tel: 02-66 75 41  
Fax: 02-66 75 42 99

### NEC Electronics (Germany) GmbH

Benelux Office  
Eindhoven, The Netherlands  
Tel: 040-2445845  
Fax: 040-2444580

### NEC Electronics (France) S.A.

Velizy-Villacoublay, France  
Tel: 01-30-67 58 00  
Fax: 01-30-67 58 99

### NEC Electronics (France) S.A.

Spain Office  
Madrid, Spain  
Tel: 01-504-2787  
Fax: 01-504-2860

### NEC Electronics (Germany) GmbH

Scandinavia Office  
Taeby, Sweden  
Tel: 08-63 80 820  
Fax: 08-63 80 388

### NEC Electronics Hong Kong Ltd.

Hong Kong  
Tel: 2886-9318  
Fax: 2886-9022/9044

### NEC Electronics Hong Kong Ltd.

Seoul Branch  
Seoul, Korea  
Tel: 02-528-0303  
Fax: 02-528-4411

### NEC Electronics Singapore Pte. Ltd.

United Square, Singapore 1130  
Tel: 65-253-8311  
Fax: 65-250-3583

### NEC Electronics Taiwan Ltd.

Taipei, Taiwan  
Tel: 02-2719-2377  
Fax: 02-2719-5951

### NEC do Brasil S.A.

Electron Devices Division  
Rodovia Presidente Dutra, Km 214  
07210-902-Guarulhos-SP Brasil  
Tel: 55-11-6465-6810  
Fax: 55-11-6465-6829

FIP, IEBus, and QTOP are trademarks of NEC Corporation.

MS-DOS and Windows are either registered trademarks or trademarks of Microsoft Corporation in the United States and/or other countries.

PC/AT and PC DOS are trademarks of International Business Machines Corporation.

HP9000 Series 700 and HP-UX are trademarks of Hewlett-Packard Company.

SPARCstation is a trademark of SPARC International, Inc.

Solaris and SunOS are trademarks of Sun Microsystems, Inc.

NEWS and NEWS-OS are trademarks of Sony Corporation.

The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

**The export of these products from Japan is regulated by the Japanese government. The export of some or all of these products may be prohibited without governmental license. To export or re-export some or all of these products from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.**

License not needed:  $\mu$ PD78P018FDW, 78P018FKK-S

The customer must judge the need for license:  $\mu$ PD78P018FCW, 78P018FGC-AB8, 78P018FGK-8A8

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

Anti-radioactive design is not implemented in this product.