# 80C186/80C188

# **CMOS High-Integration 16-Bit Microprocessors**



#### **DISTINCTIVE CHARACTERISTICS**

- Operation Modes Include
  - ---Enhanced mode with
    - · DRAM Refresh Control Unit
  - · Power-save mode
  - —Compatible Mode
    - NMOS 80186/80188 pin-for-pin replacement for non-numerics applications
- Integrated Feature Set
  - -Enhanced 80C86/C88 CPU
  - —Clock generator
  - -Two independent DMA channels
  - —Programmable interrupt controller
  - -Three programmable 16-bit timers
  - --- Dynamic RAM refresh control unit
  - Programmable memory and peripheral chip select logic
  - -Programmable wait-state generator
  - -Local bus controller
  - ---Power-save mode


- System-level testing support (high-impedance test mode)
- Available in 25-MHz, 20-MHz, 16-MHz, 12.5-MHz, and 10-MHz versions
- Direct addressing capability to 1-Mbyte of memory and 64-Kbyte I/O
- Fully static CMOS design
- Completely object code compatible with all existing 8086/8088 software. Has ten additional instructions over 8086/8088.
- Complete system development
  - —There are many vendors making support tools for the 80C186/C188. Software tools for the NMOS 80186/80188 can be used for the 80C186/C188 as can the NMOS emulators
- Available in
  - -68-Pin Plastic Leaded Chip Carrier (PLCC)
  - -80-Pin Thin Quad Flat Pack (TQFP)
  - -80-Pin Plastic Quad Flat Pack (PQFP)
    - In Trimmed/Formed Configuration

## **GENERAL DESCRIPTION**


The 80C186/C188 is a CMOS high-integration microprocessor. It has features that are new to the 80186/80188 Family, which include a DRAM refresh control unit, and power-save mode. When used in "compatible" mode, the 80C186/C188 is 100% pin-for-pin compatible with the NMOS 80186/80188

(except for 8087 applications). The Enhanced mode of operation allows the full feature set of the 80C186/C188 to be used. The 80C186/80C188 is upward compatible with 8086 and 8088 software and fully compatible with 80186 and 80188 software.

# 80C186 BLOCK DIAGRAM




# 80C188 BLOCK DIAGRAM



13088B-001

# **80C186 CONNECTION DIAGRAMS**

# 68-Pin Plastic Leaded Chip Carrier (PL 068)




#### Note:

Pin One marked for orientation purposes only.

# 80C186 CONNECTION DIAGRAMS (continued)

# 80-Pin Plastic Quad Flat Pack (PQR 80)




#### Notes:

- 1. Pin 1 is marked for orientation purposes only.
- 2. N/C = Not connected.

# 80C186 CONNECTION DIAGRAMS (continued)

#### 80-Pin Thin Quad Flat Pack **Top View**



1.Pin 1 is marked for orientation purposes only.

2. N/C = Not connected.

0257525 0049573 198 📟



80C186 PIN DESIGNATIONS (sorted by Pin Name)

80C186 PIN DESIGNATIONS (sorted by Pin N			Pin Number							
Pin Name	Pin Number PLCC PQFP TQFP			Code	Pin Name				Code	
		_				PLCC	PQFP	TQFP		
A19/S6 A18/S5	65 66	6 5	24 23		MCS0	38	39	57	I/O, HA(1), R(PU)	
A17/S4	67	4	23	O, HA(Z), R(Z)	MCS1	37	40	58	I/O, HA(1), R(PU)	
A16/S3	68	3	21		MCS2	36	41	59	O, HA(1), R(PU)	
AD15	1	1	19		MCS3	35	42	60	O, HA(1), R(PU)	
AD14	3	79	17		NMI	46	30	47	I, S(E)	
AD13 AD12	5 7	77 75	15 13	-	PCS5/A1	31	48	65	O, HA(X), R(1)	
AD12 AD11	10	71	9		PCS6/A2	32	47	64	O, HA(X), R(1)	
AD10	12	69	7		PCS4	30	49	66	-, ( . , , ( . ,	
AD9	14	67	5		PCS3	29	50	67		
AD8	16	65	2	I/O, S(L), HA(Z), R(Z)	PCS2	28	51	68	O, HA(1), R(1)	
AD7	2	80	18	, - (-), (-), (-)	PCS1	27	52	69		
AD6	4	78	16		PCS0	25	54	71		
AD5 AD4	6 8	76	14 12		RD/QSMD	62	9	28	I/O, HA(Z), R(PU)	
AD3	11	74 70	8		RES	24	55	73	I, S(L)	
AD2	13	68	6		RESET	57	18	34	O, HA(A)	
AD1	15	66	3			54, 53, 52				
AD0	17	64	1						. ( ). ( )	
ALE/QS0	61	10	29	O, HA(0), R(0)	SRDY	49	27	44	I, S(L)	
ARDY	55	20	37	l, <b>A</b> (L)		47	29	46	I, R(PU)	
BHE	64	7	26	O, HA(Z), R(Z)	TMRIN0 TMRIN1	20 21	59 58	77 76	I, S(E)	
CLKOUT	56	19	36	O, HA(A), R(A)	TMROUTO	22	57	75		
DEN	39	38	56	O, HA(Z), R(Z)	TMROUT1	23	56	74	O, HA(A), R(1)	
DRQ0, DRQ1	18, 19	61, 60	79, 78	l, S(L)	ucs	34	45	62	I/O, HA(1), R(PU)	
DT/A	40	37	54	O, HA(Z), R(Z)		9	33	61, 10		
HOLD	50	26	43	I, S(L)	V <sub>CC</sub>	43 -	34 72	51, 11 50	1	
HLDA	51	25	42	O, HA(A), R(0)		_	73	20		
INT0	45	31	48	I, A(E, L)	WR/QS1	63	8	27	O, HA(Z), R(Z)	
INT1/SELECT	44	32	49	I, A(E, L)		26	12	30, 70		
INT2/INTAO	42	35	52	I/O, A(E, L), HA(X), R(Z)	V <sub>ss</sub>	60 —	13 53	31, 80 41	'	
INT3/INTA1/IRQ	41	36	53	I/O, A(E, L), HA(X), R(Z)	X1	59	16	32	i	
<u>cs</u>	33	46	63	I/O, HA(1), R(PU)	X2	58	17	33	0	
LOCK	48	28	45	O, HA(Z), R(PU)	1,,,,					

On the PQFP package, the following pins are N/C (No Connect): 2, 11, 14, 15, 24, 43, 44, 62, and 63. On the TQFP package, the following pins are N/C (No Connect): 4, 25, 35, 55, and 72.

# **Key to Pin Description Codes**

Symbol

Symbol	Description
l I	Input Only
0	Output Only
1/0	Input or Output (depending on situation)
S(x)	Synchronous: Setup and Hold times must be met for proper operation.  S(E) = Edge Sensitive  S(L) = Level Sensitive
A(x)	Asynchronous: Setup and Hold times guarantee signal recognition by the processor.  A(E) = Edge Sensitive  A(L) = Level Sensitive


HA(x)	Hold Acknowledge: Pin state while processor is in the Hold Acknowledge state.  HA(1) = Internally driven to V <sub>CC</sub> HA(0) = Internally driven to V <sub>SS</sub> HA(Z) = Internally floated  HA(A) = Remains active  HA(X) = Retains current state
R(x)	Reset: Pin state while the processor's RES line is held Low externally.  R(1) = Internally driven to V <sub>CC</sub> R(0) = Internally driven to V <sub>SS</sub> R(Z) = Internally floated  R(A) = Remains Active  R(PU) = Weak internal pull-up  R(PD) = Weak internal pull-down

Description

🕶 0257525 0849574 024 🖼 .

# 80C188 CONNECTION DIAGRAMS

#### 68-Pin Plastic Leaded Chip Carrier (PL 068)




**Note:**Pin One marked for orientation purposes only.

🖿 0257525 0049575 T60 🖿

# 80C188 CONNECTION DIAGRAMS (continued)

#### 80-Pin Plastic Quad Flat Pack (PQR 80)



#### Notes:


1. Pin 1 is marked for orientation purposes only.

2. N/C = Not connected.

■ 0257525 0049576 9T7 **■** 

# 80C188 CONNECTION DIAGRAMS (continued)

#### 80-Pin Thin Quad Flat Pack Top View



#### Notes

1.Pin 1 is marked for orientation purposes only. 2. N/C = Not connected.

**■** 0257525 0049577 833 **■** 

80C186/80C188 Microprocessors

10



# 80C188 PIN DESIGNATIONS (sorted by Pin Name)

	Pin Number		ber			Pin Number			
Pin Name	PLCC	PQFP	TQFP	Code	Pin Name	PLCC	PQFP	TQFP	Code
A19/S6	65	6	24		MCS1	37	40	58	O, HA(1), R(PU)
A18/S5 A17/S4	66 67	5 4	23 22	O, HA(Z), R(Z)	MCS2	36	41	59	O, HA(1), R(PU)
A16/S3	68	3	21		MCS3	35	42	60	O, HA(1), R(PU)
A15 A14	1	1 79	19 17		NMI	46	30	47	I, S(E)
A13	5	77	15		PCS5/A1	31	48	65	O, HA(X), R(1)
A12	7	75	13		PCS6/A2	32	47	64	O, HA(X), R(1)
A11 A10 A9 A8	10 12 14 16	71 69 67 65	9 7 5 2		PCS4 PCS3 PCS2 PCS1 PCS0	30 29 28 27	49 50 51 52	66 67 68 69	O, HA(1), R(1)
A7 A6	2	80 78	18 16	I/O, S(L), HA(Z), R(Z)	RD/QSMD	25 62	54 9	71	LO LIAGO DIDILO
A5	6	76	14		RES			28	I/O, HA(Z), R(PU)
A4	8	74	12			24	55	73	I, S(L)
A3 A2	11 13	70 68	8		RESET	57	18	34	O, HA(A)
A2 A2	15	66	3		RFSH	64	7	26	HA(Z), R(Z)
<b>A</b> 0	17	64	1		<u>S2–S0</u>		<u> </u>	38, 39, 40	· · · · · · · · · · · · · · · · · · ·
ALE/QS0	61	10	29	O, HA(0), R(0)	SRDY	49	27	44	I, S(L)
ARDY	55	20	37	I, A(L)	TEST	47	29	46	I, R(PU)
CLKOUT	56	19	36	O, HA(A), R(A)	TMRIN1 TMRIN0	20 21	59 58	76 77	I, S(E)
DEN	39	38	56	O, HA(Z), R(Z)	TMROUT1	22	57	74	
DRQ0, DRQ1	18, 19	61, 60	79, 78	I, S(L)	TMROUTO	23	56	75	O, HA(A), R(1)
DT/R	40	37	54	O, HA(Z), R(Z)	UCS	34	45	62	I/O, HA(1), R(PU)
HOLD	50	26	43	I, S(L)		9	33	61, 10	
HLDA	51	25	42	O, HA(A), R(0)	V <sub>CC</sub>	43 	34 72	51, 11 50	I
INT0	45	31	48	I, A(E, L)			73	20	
INT1/SELECT	44	32	49	I, A(E, L)	WR/QS1	63	8	27	O, HA(Z), R(Z)
INT2/INTAO	42	35	52	I/O, A(E, L), HA(X), R(Z)		26	12	30, 70	
INT3/INTA1/IRQ	41	36	53	I/O, A(E, L), HA(X), R(Z)	V <sub>ss</sub>	60 _	13 53	31, 80 41	
LCS	33	46	63	I/O, HA(1), R(PU)	X1	59	16	32	1
LOCK	48	28	45	O, HA(Z), R(PU)	X2	58	17	33	0
MCS0	38	39	57	O, HA(1), R(PU)	L'\-	30	L ''	1 33	L Y

On PQFP package the following pins are N/C (No Connect): 2, 11, 14, 15, 24, 43, 44, 62, and 63. On TQFP package the following pins are N/C (No Connect): 4, 25, 35, 55, 72.

# **Key to Pin Description Codes**

Symbol	Description	
1	Input Only	
0	Output Only	
1/0	Input or Output (depending on situation)	
S(x)	Synchronous: Setup and Hold times must be met for proper operation.  S(E) = Edge Sensitive S(L) = Level Sensitive	
A(x)	Asynchronous: Setup and Hold times guarantee signal recognition by the processor.  A(E) = Edge Sensitive A(L) = Level Sensitive	


N257525	0049578	フファ	
0-313-3	0041210	rr	

Symbol	Description
HA(x)	Hold Acknowledge: Pin state while processor is in the Hold Acknowledge state. $HA(1) = \text{Internally driven to } V_{CC} \\ HA(0) = \text{Internally driven to } V_{SS} \\ HA(Z) = \text{Internally floated} \\ HA(A) = \text{Remains active} \\ HA(X) = \text{Retains current state}$
∏(x)	Reset: Pin state while the processor's RES line is held Low externally.  R(1) = Internally driven to V <sub>CC</sub> R(0) = Internally driven to V <sub>SS</sub> R(Z) = Internally floated  R(A) = Remains Active  R(PU) = Weak internal pull-up  R(PD) = Weak internal pull-down

# 80C186 ORDERING INFORMATION

#### **Commodity Products**

AMD® commodity products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the elements below.



Valid Combinations				
	N80C186, IN80C186			
	N80C186-12, IN80C186-12			
PLCC	N80C186-16, IN80C186-16			
-	N80C186-20, IN80C186-20			
	N80C186-25			

	S80C186
PQFP	S80C186-12
Trimmed	S80C186-16
and Formed	S80C186-20
	S80C186-25

	SB80C186
	SB80C186-12
TQFP	SB80C186-16
	SB80C18620
	SB80C186-25

#### **Valid Combinations**

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.


**■** 0257525 0049579 606 **■** 



# **80C188 ORDERING INFORMATION**

# **Commodity Products**

AMD commodity products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the elements below.



Valid Combinations			
	N80C188, IN80C188		
	N80C188-12, IN80C188-12		
PLCC	N80C188-16, IN80C188-16		
. 255	N80C188-20, IN80C188-20		
	N80C188-25		

	\$80C188
POFP	S80C188-12
Trimmed and Formed	S80C188-16
	S80C188-20
	S80C188-25

TQFP	SB80C188
	SB80C188-12
	SB80C188-16
	SB80C188-20
	SB80C188-25

### **Valid Combinations**

Valid Combinations list configurations are planned to be supported in volume for this device. Consult the local AMD sales office to confirm the availability of specific valid combinations and to check on newly released combinations.

0257525 0049580 328

# **PIN DESCRIPTIONS**

#### A19/S6, A18/S5, A17/S4, A16/S3 Address Bus Outputs (Outputs)

Address Bus Outputs (19–16) and Bus Cycle Status (6–3) indicate the four most significant address bits during T1. These signals are active High.

During T2, T3, TW, and T4, the S6 pin is Low to indicate a CPU-initiated bus cycle, or High to indicate a DMA-initiated bus cycle. During the same T states, S3, S4, and S5 are always Low. These outputs are floated during bus HOLD or RESET.

### A15-A8 (80C188 only) Address-Only Bus (Outputs)

Address-Only Bus (15–8) contains valid addresses from T1–T4. The bus is active High. These outputs are floated during a bus HOLD or RESET.

# AD7-AD0 (80C188 only) Address/Data Bus (Inputs/Outputs)

Address/Data Bus (7–0) signals constitute the time multiplexed memory or I/O address (T1) and data (T2, T3, TW, and T4) bus. The bus is active High. These pins are floated during bus HOLD or RESET.

# AD15-AD0 (80C186 only) Address/Data Bus (Inputs/Outputs)

Address/Data Bus (15–0) signals constitute the time multiplexed memory or I/O address (T1) and data (T2, T3, TW, and T4) bus. The bus is active High. A0 is analogous to  $\overline{\rm BHE}$  for the lower byte of the data bus, pins D7–D0. It is Low during T1 when a byte is to be transferred onto the lower portion of the bus in memory or I/O operations. These pins are floated during a bus HOLD or RESET.

#### ALE/QS0

#### Address Latch Enable/Queue Status (Output)

Address Latch Enable/Queue Status 0 is provided by the 80C186/C188 to latch the address. ALE is active High, with addresses guaranteed to be valid on the trailing edge.

#### **ARDY**

### Asynchronous Ready (Input)

Asynchronous Ready informs the 80C186/C188 that the addressed memory space or I/O device will complete a data transfer. The ARDY pin accepts a rising edge that is asynchronous to CLKOUT and is active High. The falling edge of ARDY must be synchronized to the 80C186/C188 clock. Connecting ARDY High always asserts the ready condition to the CPU. If this line is unused, it should be tied Low to yield control to the SRDY pin.

# BHE (80C186 only) Bus High Enable (Output)

The BHE (Bus High Enable) signal is analogous to A0 in that it is used to enable data on to the most significant half of the data bus, pins D15–D8. BHE is Low during T1 when the upper byte is transferred and remains Low through T3 and TW. BHE does not need to be latched. BHE floats during HOLD or RESET.

In Enhanced Mode, BHE is also used to signify DRAM refresh cycles. A refresh cycle is indicated by both BHE and A0 being High.

#### **BHE** and A0 Encodings

BHE Function	A0 Value	Value
0	0	Word Transfer
0	1	Byte Transfer on upper half of data bus (D8-D1)
1	0	Byte Transfer on lower half of data bus (D7–D0)
1	1	Refresh

#### **CLKOUT**

#### **Clock Output (Output)**

Clock Output provides the system with a 50% duty cycle waveform. All device pin timings are specified relative to CLKOUT. CLKOUT is active during RESET and bus HOLD.

## **DEN**

#### **Data Enable (Output)**

Data Enable is provided as a data bus transceiver output enable.  $\overline{\text{DEN}}$  is active Low during each memory and I/O access (including 80C187 access).  $\overline{\text{DEN}}$  is High whenever DT/ $\overline{\text{R}}$  changes state.  $\overline{\text{DEN}}$  floats during a bus HOLD or RESET.

### DRQ0-DRQ1

#### **DMA Requests (Inputs)**

DMA Request is asserted High by an external device when it is ready for DMA Channel 0 or 1 to perform a transfer. These signals are level triggered and internally synchronized.

#### DT/R

#### Data Transmit/Receive (Output)

Data Transmit/Receive controls the direction of data flow through an external data bus transceiver. When Low, data is transferred to the 80C186/C188. When High, the 80C186/C188 place write data on the data bus.  $DT/\overline{R}$  floats during a bus HOLD or RESET.

🖿 0257525 0049581 264 🖿

# HOLD, HLDA

#### (Input, Output)

HOLD indicates that another bus master is requesting the local bus. The HOLD input is active High. The 80C186/C188 generate HLDA (High) in response to a HOLD request. Simultaneous with the issuance of HLDA, the 80C186/C188 will float the local bus and control lines. After HOLD is detected as being Low, the 80C186/C188 lower HLDA. When the 80C186/80C188 needs to run another bus cycle, it will again drive the local bus and control lines.

In Enhanced Mode, HLDA goes Low when a DRAM refresh cycle is pending in the 80C186/C188 and an external bus master has control of the bus. It will be up to the external master to relinquish the bus by lowering HOLD so that the 80C186/C188 may execute the refresh cycle.

# INTO, INT1/SELECT, INT2/INTAO, INT3/INTA1/IRQ

# Maskable Interrupt Requests (Inputs, Input/Output)

Maskable Interrupt Requests can be requested by activating one of these pins. When configured as inputs, these pins are active High. Interrupt Requests are synchronized internally. INT2 and INT3 may be configured to provide active-Low interrupt-acknowledge output signals. All interrupt inputs may be configured to be either edge or level triggered. To ensure recognition, all interrupt requests must remain active until the interrupt is acknowledged. When Slave Mode is selected, the function of these pins changes (see the Interrupt Controller section of this data sheet).

#### **LCS**

#### Lower Memory Chip Select (Output/Input)

Lower Memory Chip Select is active Low whenever a memory reference is made to the defined lower portion (1K–256K) of memory.  $\overline{\text{LCS}}$  does not float during bus HOLD. The address range activating  $\overline{\text{LCS}}$  is software programmable.

UCS and LCS are sampled upon the rising edge of RES. If both pins are held Low, the 80C186/C188 enter ONCE mode. In ONCE mode all pins assume a high-impedance state and remain so until a subsequent RESET. LCS has a weak internal pull-up that is active only during RESET to ensure that the 80C186/C188 does not enter ONCE mode inadvertently.

# LOCK

#### Lock (Output)

LOCK output indicates that other system bus masters are not to gain control of the system bus. LOCK is active Low. The LOCK signal is requested by the LOCK prefix instruction and is activated at the beginning of the first

data cycle associated with the instruction immediately following the LOCK prefix. It remains active until the completion of that instruction. No instruction prefetching will occur while LOCK is asserted. LOCK has an internal pull-up that is active during bus HOLD or RESET.

## MCS0, MCS1, MCS2, MCS3 Mid-Range Memory Chip Select (Output/Inputs, Outputs)

Mid-Range Memory Chip Select signals are active Low when a memory reference is made to the defined midrange portion of memory (8K–512K). These lines do not float during bus HOLD. The address ranges activating MCS3–MCS0 are software programmable.

In Enhanced Mode, MCS0 and MCS3 become dummy inputs to maintain compatibility. They should be treated as inputs and tied High/Low when in Enhanced Mode.

MCS0 and MCS1 have weak internal pull-ups that are active during RESET.

#### NMI

#### Non-Maskable Interrupt (Input)

The Non-Maskable Interrupt input causes a Type 2 interrupt. An NMI transition from Low to High is latched and synchronized internally, and initiates the interrupt at the next instruction boundary. NMI must be asserted for at least one CLKOUT period. The Non-Maskable Interrupt cannot be avoided by programming.

### PCS5/A1

# Peripheral Chip Select 5 or Latched A1 (Output)

Peripheral Chip Select 5 or Latched A1 may be programmed to provide a sixth peripheral chip select, or to provide an internally latched A1 signal. The address range activating PCS5 is software programmable. When programmed to provide latched A1 rather than PCS5, this pin will retain the previously latched value of A1 during a bus HOLD. A1 is active High. PCS5/A1 does not float during bus HOLD.

#### PCS6/A2

# Peripheral Chip Select 6 or Latched A2 (Output)

Peripheral Chip Select 6 or Latched A2 may be programmed to provide a seventh peripheral chip select, or to provide an internally latched A2 signal. The address range activating PCS6 is software programmable. When programmed to provide latched A2 rather than PCS6, this pin retains the previously latched value of A2 during a bus HOLD. A2 is active High. PCS6/A2 does not float during bus HOLD.

#### PCS4-PCS0

#### Peripheral Chip Select Signals (Outputs)

Peripheral Chip Select signals (4–0) are active Low when a reference is made to the defined peripheral area

(64-Kbyte I/O or 1-Mbyte memory space). These lines do not float during bus HOLD. The address ranges activating PCS4-PCS0 are software programmable.

 $\overline{S2}$  may be used as a logical memory or I/O indicator, and  $\overline{S1}$  as a DT/ $\overline{R}$  indicator.

#### RD/QSMD

#### Read Strobe (Output/Input)

Read Strobe is an active Low signal, which indicates that the 80C186/C188 is performing a memory or I/O read cycle. It is guaranteed not to go Low before the A/D bus is floated. An internal pull-up ensures that  $\overline{\text{RD}}/\overline{\text{QS}}$ - $\overline{\text{MD}}$  is High during RESET. Following RESET, the pin is sampled to determine whether the 80C186/C188 is to provide ALE,  $\overline{\text{RD}}$ , and  $\overline{\text{WR}}$ , or queue status information. To enable Queue Status Mode,  $\overline{\text{RD}}$  must be connected to GND.  $\overline{\text{RD}}$  floats during bus HOLD.

## RES

#### **RESET (Input)**

An active  $\overline{\text{RES}}$  causes the 80C186/C188 to immediately terminate its present activity, clear the internal logic, and enter a dormant state. This signal may be asynchronous to the 80C186/C188 clock. The 80C186/C188 begins fetching instructions approximately  $6^{1}/2$  clock cycles after  $\overline{\text{RES}}$  is returned High. For proper initialization,  $V_{\infty}$  must be within specifications and the clock signal must be stable for more than four clocks with  $\overline{\text{RES}}$  held Low.  $\overline{\text{RES}}$  is internally synchronized. This input is provided with a Schmitt-trigger to facilitate power-on  $\overline{\text{RES}}$  generation via an RC network.

#### RESET

## System Reset (Output)

RESET output indicates that the 80C186/C188 CPU is being reset and can be used as a system reset. It is active High, synchronized with the processor clock, and lasts an integer number of clock periods corresponding to the length of the RES signal. RESET goes inactive two clockout periods after RES goes inactive. When tied to the TEST pin, RESET forces the 80C186/ 80C188 into enhanced mode. RESET is not floated during bus HOLD.

#### RFSH (80C188 only) Refresh (Output)

In compatible mode, RFSH is High. In enhanced mode, RFSH is asserted Low to signify a refresh bus cycle. The RFSH output pin floats during bus HOLD or RESET, regardless of operating mode.

# <u>52</u>–<u>50</u>

#### **Bus Cycle Status (Outputs)**

Bus cycle status  $\overline{\text{S2}}\overline{-\text{S0}}$  are encoded to provide bustransaction information.

The status pins float during HOLD/HLDA.

#### 80C186/C188 Bus Cycle Status Information

<u>S2</u>	<u>81</u>	<u>50</u>	Bus Cycle Initiated
0	0	0	Interrupt Acknowledge
0	0	1	Read I/O
0	1	0	Write I/O
0	1	1	Halt
1	0	0	Instruction Fetch
1	0	1	Read Data from Memory
1	1	0	Write Data to Memory
1	1	1	Passive (no bus cycle)

#### SRDY

#### Synchronous Ready (Input)

Synchronous Ready informs the 80C186/C188 that the addressed memory space or I/O device will complete a data transfer. The SRDY pin accepts an active-High input synchronized to CLKOUT. The use of SRDY allows a relaxed system timing over ARDY. This is accomplished by elimination of the one-half clock cycle required to internally synchronize the ARDY input signal. Connecting SRDY High always asserts the ready condition to the CPU. If this line is unused, it should be tied Low to yield control to the ARDY pin.

#### TEST

# Test (Input)

The TEST pin is sampled during and after reset to determine whether the 80C186/C188 is to enter Compatible or Enhanced Mode. Enhanced Mode requires TEST to be High on the rising edge of RES and Low four CLKOUT cycles later. Any other combination places the 80C186/C188 in Compatible Mode. During power-up, active RES is required to configure TEST as an input. A weak internal pull-up ensures a High state when the pin is not driven. This pin is examined by the WAIT instruction. If the TEST input is High when WAIT execution begins, instruction execution will suspend. TEST resampled every five clocks until it goes Low, at which time execution resumes. If interrupts are enabled while the 80C186/C188 is waiting for TEST, interrupts will be serviced.

#### TMR INO, TMR IN1 Timer Inputs (Inputs)

Timer inputs are used either as clock or control signals, depending upon the programmed timer mode. These inputs are active High (or Low-to-High transitions are counted) and internally synchronized. Timer inputs must

**257525 0049583 037** 

be tied High when not being used as clock or retrigger inputs.

# TMR OUT0, TMR OUT1 Timer Outputs (Outputs)

Timer outputs are used to provide single pulse or continuous waveform generation, depending upon the timer mode selected. These outputs are not floated during a bus HOLD.

## **UCS**

#### Upper Memory Chip Select (Output/Input)

Upper Memory Chip Select is an active Low output whenever a memory reference is made to the defined upper portion (1K–256K block) of memory. UCS does not float during bus HOLD. The address range activating UCS is software programmable.

UCS and LCS are sampled upon the rising edge of RES. If both pins are held Low, the 80C186/C188 enters ONCE Mode. In ONCE Mode, all pins assume a high-impedance state and remain so until a subsequent RESET. UCS has a weak internal pull-up that is active during RESET to ensure that the 80C186/C188 does not enter ONCE Mode inadvertently.

# V<sub>CC</sub> Power Supply (Inputs)

System power: +5-V power supply.

# V<sub>SS</sub> Ground (Inputs) System ground.

#### WR/QS1

#### Write Strobe/Queue Status 1 (Output)

Write Strobe/Queue Status 1 indicates that the data on the bus is to be written into a memory or an I/O device. It is active Low and floats during bus HOLD or RESET. When the 80C186/C188 is in Queue Status Mode, the ALE/QS0 and  $\overline{WR}/QS1$  pins provide information about processor/instruction queue interaction.

QS1	QS0	Queue Operation
0	0	No queue operation
0	1	First opcode byte fetched from the queue
1	1	Subsequent byte fetched from the queue
1	0	Empty the queue

# X1, X2 Crystal Inputs (Input/Output)

Crystal inputs X1 and X2 provide external connections for a fundamental mode or third overtone parallel resonant crystal for the internal oscillator. X1 can connect to an external clock instead of a crystal. In this case, minimize the capacitance on X2. The input or oscillator frequency is internally divided by two to generate the clock signal (CLKOUT).

# **FUNCTIONAL DESCRIPTION**

#### Introduction

The following Functional Description describes the base architecture of the 80C186/C188. The 80C186/80C188 is a very high integration 16-bit microprocessor. It combines 15–20 of the most common microprocessor system components onto one chip. The 80C186/80C188 is object code compatible with the 8086/8088 microprocessors and adds 10 new instruction types to the 8086/8088 instruction set.

The 80C186/C188 has two major modes of operation, Compatible and Enhanced. In Compatible Mode the 80C186/C188 is completely compatible with the NMOS 80186/80188, with the exception of 8087 support. The Enhanced Mode adds two new features to the system design: power-save control, and dynamic RAM refresh.

#### 80C186/C188 Base Architecture

The 8086, 8088, 80186, and 80188 Family all contain the same basic set of registers, instructions, and addressing modes. The 80C186/C188 processor is upward compatible with the 8086 and 8088 CPUs.

#### **Register Set**

The 80C186/C188 base architecture has fourteen registers, as shown in Figure 1. These registers are grouped into the following categories.

#### General Registers

Eight 16-bit general purpose registers may be used for arithmetic and logical operands. Four of these (AX, BX,

CX, and DX) can be used as 16-bit registers or split into pairs of separate 8-bit registers.

#### Segment Registers

Four 16-bit special-purpose registers select, at any given time, the segments of memory that are immediately addressable for code, stack, and data. (For usage, refer to Memory Organization.)

#### Base and Index Registers

Four of the general-purpose registers may also be used to determine offset addresses of operands in memory. These registers may contain base addresses or indexes to particular locations within a segment. The addressing mode selects the specific registers for operand and address calculations.

#### Status and Control Registers

Two 16-bit special-purpose registers record or alter certain aspects of the 80C186/C188 processor state. These are the Instruction Pointer Register, which contains the offset address of the next sequential instruction to be executed, and the Status Word Register, which contains status and control flag bits (see Figures 1 and 2).

#### Status Word Description

The Status Word records specific characteristics of the result of logical and arithmetic instructions (bits 0, 2, 4, 6, 7, and 11) and controls the operation of the 80C186/C188 within a given operating mode (bits 8, 9, and 10). The Status Word Register is 16-bits wide. The function of the Status Word bits is shown in Table 1.




Figure 1. 80C186/C188 Register Set

13087D-002

■ 0257525 0049585 90T ■

Table 1. Status Word Bit Functions

Bit Position	Name	Function
0	CF	Carry Flag—Set on high-order bit carry or borrow; cleared otherwise.
2	PF	Parity Flag—Set if low-order 8 bits of result contain an even number of 1 bits; cleared otherwise.
4	AF	Auxiliary Carry—Set on carry from or borrow to the low order four bits of the general purpose register AL; cleared otherwise.
6	ZF	Zero Flag—Set if result is 0; cleared otherwise.
7	SF	Sign Flag—Set equal to high-order bit of result (0 if positive, 1 if negative).
8	TF	Single-Step Flag—Once set, a single-step interrupt occurs after the next instruction executes. TF is cleared by the single-step interrupt.
9	!F	Interrupt-Enable Flag—When set, maskable interrupts cause the CPU to transfer control to an interrupt vector specified location.
10	DF	Direction Flag—Causes string instructions to auto decrement the appropriate index register when set. Clearing DF causes auto-increment.
11	OF	Overflow Flag—Set if the signed result cannot be expressed within the number of bits in the destination operand; cleared otherwise.




Figure 2. Status Word Format

#### **Instruction Set**

The instruction set is divided into seven categories: data transfer, arithmetic, shift/rotate/logical, string manipulation, control transfer, high-level instructions, and processor control. These categories are summarized in 80C186/C188 Instruction Set section.

The 80C186/C188 instruction can reference anywhere from zero to several operands. An operand can reside in a register, in the instruction itself, or in memory. Specific

operand addressing modes are discussed later in this data sheet.

### **Memory Organization**


Memory is organized in sets of segments. Each segment is a linear contiguous sequence of up to 64K (2<sup>16</sup>) 8-bit bytes. Memory is addressed using a two-component address (a pointer) that consists of a 16-bit base segment and a 16-bit offset. The 16-bit base values are contained in one of four internal segment registers (code, data, stack, extra). The physical

0257525 0049586 846

address is calculated by shifting the base value LEFT by 4 bits and adding the 16-bit offset value to yield a 20-bit physical address (see Figure 3). This allows for a 1-Mb physical address size.

All instructions that address operands in memory must specify the base segment and the 16-bit offset value. For speed and compact instruction encoding, the segment register used for physical address generation is implied by the addressing mode used (see Table 2). These rules follow the way programs are written (see Figure 4) as independent modules that require areas for code and data, a stack, and access to external data areas.

Special segment override instruction prefixes allow the implicit segment register selection rules to be overridden for special cases. The stack, data, and extra segments may coincide for simple programs.



#### Note:

To access operands that do not reside in one of the four immediately available segments, a full 32-bit pointer can be used to reload both the base (segment) and offset values.

Figure 3. Two-Component Address




Figure 4. Segmented Memory Helps Structure Software

#### 80C186/C188 Instruction Set

#### General Purpose

MOV	Move byte or word
PUSH	Push word onto stack
POP	Pop word off stack
PUSHA	Push all registers on stack
POPA	Pop all registers from stack
SCAS	Scan byte or word string
LODS	Load byte or word string
XCHG	Exchange byte or word
XLAT	Translate byte
, . <u> </u>	

**Table 2. Segment Register Selection Rules** 

Memory Reference Needed	Segment Register Used	Implicit Segment Selection Rule
Instructions	Code (CS)	Instruction prefetch and immediate data.
Local Data	Data (DS)	All other data references.
Stack	Stack (SS)	All stack pushes and pops; any memory references that use BP Register as a base register.
External Data (Global)	Extra (ES)	All string instruction references that use the DI register as an index.

**0257525 0049587 782** 

	•
AMD	4

Input/Output			
		REPNE/REPNZ	Repeat while not equal/not zero
IN	Input byte or word	Logicals	
OUT	Output byte or word	NOT	"NOT" byte or word
Address Object	t	AND	"AND" byte or word
LEA	Load effective address	OR	"Inclusive or" byte or word
LDS	Load pointer using DS	XOR	"Exclusive or" byte or word
LES	Load pointer using ES	TEST	"Test" byte or word
Flag Transfer		Shifts	
LAHF	Load AH register from flags	SHL/SAL	Shift logical/arithmetic left byte or word
SAHF	Store AH register in flags	SHR	Shift logical right byte or word
PUSHF	Push flags onto stack	SAR	
POPF	Pop flags off stack		Shift arithmetic right byte or word
Addition		Rotates	Batata Iadi bata a sa sa d
ADD	Add byte or word	ROL	Rotate left byte or word
ADC	Add byte or word with carry	ROR RCL	Rotate right byte or word
INC	Increment byte or word by 1	RCR	Rotate through carry left byte or word Rotate through carry right byte or word
AAA	ASCII adjust for addition	Flag Operation	
DAA	Decimal adjust for addition	STC	
Subtraction	Desirial adjust for addition	CLC	Set carry flag
SUB	Cubirasi buta ar ward	CMC	Clear carry flag  Complement carry flag
SBB	Subtract byte or word	STD	Set direction flag
DEC	Subtract byte or word with borrow  Decrement byte or word by 1	CLD	Clear direction flag
NEG	Negate byte or word	STI	Set interrupt-enable flag
CMP	Compare byte or word	CLI	Clear interrupt-enable flag
AAS	· · · · · ·		•
DAS	ASCII adjust for subtraction  Decimal adjust for subtraction	External Synch	
Multiplication	Decimal adjust for subtraction	HLT	Halt until interrupt or reset
MUL	Multiply byte or word unsigned	WAIT	Wait for TEST pin active
IMUL	Integer multiply byte or word	ESC	Escape to extension processor
AAM	ASCII adjust for multiply	LOCK	Lock bus during next instruction
Division	Acon adjust for multiply	No Operation	
DIV	Divide byte or word unsigned	NOP	No operation
IDIV	Integer divide byte or word	High Level Inst	ructions
AAD	ASCII adjust for division	ENTER	Format stack for procedure entry
CBW	Convert byte or word	LEAVE	Restore stack for procedure exit
CWD	Convert word to doubleword	BOUND	Detects values outside prescribed
MOVS	Move byte or word string		range
INS	Input bytes or word string	Conditional Tra	ansfers
OUTS	Output bytes or word string	JA/JNBE	Jump if above/not below nor equal
CMPS	Compare byte or word string	JAE/JNB	Jump if above or equal/not below
STOS	Store byte or word string	JB/JNAE	Jump if below/not above nor equal
REP	Repeat	JBE/JNA	Jump if below or equal/not above
NEF			

80C186/80C188 Microprocessors

#### PRELIMINARY

JE/JZ

Jump if equal/zero

JG/JNLE

Jump if greater/not less nor equal

JGE/JNL

Jump if greater or equal/not less

JL/JNGE

Jump if less/not greater nor equal

JLE/JNG

Jump if less or equal/not greater

JNC

Jump if not carry

JNE/JNZ

Jump if not equal/not zero

JNO

Jump if not overflow

JNP/JPO Jump if not parity/parity odd

JNS Jump if not sign

JO Jump if overflow

JP/JPE Jump if parity/parity even

JS Jump if sign

**Unconditional Transfers** 

CALL Call procedure

RET Return from procedure

JMP Jump

**Iteration Controls** 

LOOP Loop

LOOPE/

LOOPZ

Loop if equal/zero

LOOPNE/

LOOPNZ

Loop if not equal/not zero Jump if register CX = 0

JCXZ

Interrupts

Interrupt

INT INTO

Interrupt if overflow

IRET

Interrupt return

#### **Addressing Modes**

The 80C186/C188 provides eight categories of addressing modes to specify operands. Two addressing modes are provided for instructions that operate on register or immediate operands:

- 1. Register Operand Mode: The operand is located in one of the 8- or 16-bit registers.
- Immediate Operand Mode: The operand is included in the instruction.

Six modes are provided to specify the location of an operand in a memory segment. A memory operand address consists of two 16-bit components: a segment base and an offset. The segment base is supplied by a 16-bit segment register either implicitly chosen by the addressing mode or explicitly chosen by a segment override prefix. The offset, also called the effective

address, is calculated by summing any combination of the following three address elements:

- the displacement (an 8- or 16-bit immediate value contained in the instruction):
- the base (contents of either the BX or BP base registers); and,
- the index (contents of either the SI or DI index registers).

Any carry out from the 16-bit addition is ignored. Eightbit displacements are sign-extended to 16-bit values.

Combinations of these three address elements define the six memory addressing modes, described below.

- Direct Mode: The operand's offset is contained in the instruction as an 8- or 16-bit displacement element
- Register Indirect Mode: The operand's offset is in one of the registers SI, DI, BX, or BP.
- Based Mode: The operand's offset is the sum of an 8- or 16-bit displacement and the contents of a base register (BX or BP).
- Indexed Mode: The operand's offset is the sum of an 8- or 16-bit displacement and the contents of an index register (SI or DI).
- Based Indexed Mode: The operand's offset is the sum of the contents of a base register and an index register.
- Based Index Mode with Displacement: The operand's offset is the sum of a base register's contents, an index register's contents, and an 8- or 16-bit displacement.

#### **Data Types**

The 80C186/C188 directly supports the following data types:

- Integer: A signed binary numeric value contained in an 8-bit byte or a 16-bit word. All operations assume a two's complement representation.
- Ordinal: An unsigned binary numeric value contained in an 8-bit byte or a 16-bit word.
- Pointer: A 16- or 32-bit quantity, composed of a 16-bit offset component or a 16-bit segment base component in addition to a 16-bit offset component.
- String: A contiguous sequence of bytes or words.
   A string may contain 1 to 64 Kbytes.
- ASCII: A byte representation of alphanumeric and control characters using the ASCII standard of character representation.
- BCD: A byte (unpacked) representation of the decimal digits 0-9.

**■** 0257525 0049589 555 **■** 

 Packed BCD: A byte (packed) representation of two decimal digits (0-9). One digit is stored in each nibble (4 bits) of the byte.

In general, individual data elements must fit within defined segment limits. Figure 5 graphically represents the data types supported by the 80C186/C188.


# I/O Space

The I/O space consists of 64K 8-bit or 32K 16-bit ports. Separate instructions address the I/O space with either an 8-bit port address specified in the instruction, or a 16-bit port address in the DX register. 8-bit port addresses are zero-extended such that A15—A8 are Low. I/O port addresses 00F8(H) through 00FF(H) are reserved.

#### Interrupts

An interrupt transfers execution to a new program location. The old program address (CS:IP) and machine state (Status Word) are saved on the stack to allow resumption of the interrupted program. Interrupts fall into three classes: hardware initiated, INT instructions, and instruction exceptions. Hardware-initiated interrupts occur in response to an external input and are classified as non-maskable or maskable.

Programs may cause an interrupt with an INT instruction. Instruction exceptions occur when an unusual condition that prevents further instruction processing is detected while attempting to execute an instruction.



13087D-006

Figure 5. 80C186/C188 Supported Data Types

**■** 0257525 0049590 277 **■** 

exception points to the instruction immediately following the instruction causing the exception.

A table containing up to 256 pointers defines the proper interrupt service routine for each interrupt. Interrupts 0-31, some of which are used for instruction exceptions, are reserved. Table 3 shows the 80C186/C188 predefined types and default priority levels. For each interrupt, an 8-bit vector must be supplied to the 80C186/C188, which identifies the appropriate table entry. Exceptions supply the interrupt vector internally. In addition, internal peripherals and non-cascaded external interrupts generate their own vectors through the internal interrupt controller. INT instructions contain or imply the vector and allow access to all 256 interrupts. Maskable hardware-initiated interrupts supply the 8-bit vector to the CPU during an interrupt acknowledge bus sequence. Non-maskable hardware interrupts use a predefined internally supplied vector.

# Interrupt Sources

The 80C186/C188 can service interrupts generated by software or hardware. The software interrupts are generated by specific instructions (INT, ESC, unused OP, etc.) or the results of conditions specified by instructions (array bounds check, INTO, DIV, IDIV, etc.). All interrupt sources are serviced by an indirect call through an element of a vector table. This vector table is indexed by using the interrupt vector type (Table 3), multiplied by four. All hardware-generated interrupts are sampled at the end of each instruction. Thus, the software interrupts begin service first. Once the service routine is entered and interrupts are enabled, any hardware source of sufficient priority can interrupt the service routine in progress.

Those pre-defined 80C186/C188 interrupts that cannot be masked by programming are described below.

#### Divide Error Exception (Type 0)

Generated when a DIV or IDIV instruction quotient cannot be expressed in the number of bits in the destination.

## Single-Step Interrupt (Type 1)

Generated after most instructions if the TF (single step) flag in the status word is set. This interrupt allows programs to execute one instruction at a time. Interrupts are not be generated after prefix instructions (e.g., REP), instructions that modify segment registers (e.g., POP DS), or the WAIT instruction. Vectoring to the single-step interrupt service routine clears the TF bit. An IRET instruction in the interrupt service routine restores the TF bit to logic 1 and transfers control to the next instruction to be single-stepped.

# Non-Maskable Interrupt-NMI (Type 2)

An external interrupt source that is serviced regardless of the state of the IF (interrupt enable flag) bit. No external interrupt acknowledge sequence is performed. The IF bit is cleared at the beginning of a NMI interrupt to prevent maskable interrupts from being serviced. A typical use of NMI would be to activate a power failure routine.

#### **Breakpoint Interrupt (Type 3)**

A 1-byte version of the INT instructions. It uses 12 (OCH) as an index into the service routine address table (because it is a Type 3 interrupt).

#### INTO Detected Overflow Exception (Type 4)

Generated during an INTO instruction if the 0F bit is set.

#### Array BOUNDS Exception (Type 5)

Generated during a BOUND instruction if the array index is outside the array bounds. The array bounds are located in memory at a location indicated by one of the instruction operands. The other operand indicates the value of the index to be checked.

#### **Unused Opcode Exception (Type 6)**

Generated if execution is attempted on undefined opcodes.

#### **ESCAPE Opcode Exception**

Generated if execution is attempted of ESC opcodes (D8-DFH). The 80C186/C188 does not check the escape opcode trap bit. ESC traps occur in both compatible and enhanced operating modes. The return address of this exception will point to the ESC instruction causing the exception. If a segment override prefix preceded the ESC instruction, the return address will point to the segment override prefix.

#### Note

All numerics coprocessor opcodes cause a trap. The 80C186/C188 does not support the numerics interface.

#### **Hardware Interrupts**

Hardware-generated interrupts are divided into two groups: maskable interrupts and non-maskable interrupts. The 80C186/C188 provides maskable hardware interrupt request pins INT3-INT0. In addition, maskable interrupts may be generated by the 80C186/C188 integrated DMA controller and the integrated timer unit. The vector types for these interrupts is shown in Table 3. Software enables these inputs by setting the interrupt enable flag bit (IF) in the Status Word. The interrupt controller is discussed in the peripheral section of this data sheet.

Further maskable interrupts are disabled while servicing an interrupt because the IF bit is reset as part of the response to an interrupt or exception. The saved Status Word will reflect the enable status of the processor prior

to the interrupt. The interrupt flag will remain zero unless specifically set. The interrupt return instruction restores the Status Word, thereby restoring the original status of IF (interrupt-enable flag) bit. If the interrupt return re-enables interrupts and another interrupt is pending, the 80C186/188 will immediately services the highest-priority interrupt pending (i.e., no instructions of the main line program are executed).

power-up to ensure proper device initialization. RES forces the 80C186/C188 to terminate all execution and local bus activity. No instruction or bus activity occurs as long as  $\overline{\text{RES}}$  is active. After  $\overline{\text{RES}}$  becomes inactive and an internal processing interval elapses, the 80C186/C188 begins execution with the instruction at physical location FFFF0(H). RES also sets some registers to predefined values as shown in Table 4.

#### Initialization and Processor Reset

Processor initialization or startup is accomplished by driving the  $\overline{\text{RES}}$  input pin Low.  $\overline{\text{RES}}$  must be Low during

Table 3. 80C186/C188 Interrupt Vectors

Interrupt Name	Vector Type	Vector Address	Default Priority	Related Instructions	Applicable Notes
Divide Error Exception	0	00H	1	DIV, IDIV	1
Single-Step Interrupt	1	04H	1A	All	2
Non-Maskable Interrupt (NMI)	2	08H	1	All	
Breakpoint Interrupt	3	OCH	1	INT	1
INTO Detected Overflow Exception	4	10H	1	INTO	1
Array Bounds Exception	5	14H	1 1	BOUND	1
Unused Opcode Exception	6	18H	1	Undefined Opcodes	1
ESC Opcode Exception	7	1CH	1	ESC Opcodes	1, 3
Timer 0 Interrupt	8	20H	2A		4
Timer 1 Interrupt	18	48H	2B		4, 5
Timer 2 Interrupt	19	4CH	2C		4, 5
Reserved	9	24H	3		7,0
DMA 0 Interrupt	10	28H	4		5
DMA 1 Interrupt	11	2CH	5		5
INT0 Interrupt	12	30H	6		
INT1 Interrupt	13	34H	7		
INT2 Interrupt	14	38H	8		
INT3 Interrupt	15	3CH	9		
Reserved	16, 17	40H, 44H	<del>-</del>		
Reserved	20–31	50H 7CH			

#### Notes:

Default priorities for the interrupt sources are used only if the user does not program each source to a unique priority level. 1. Generated as a result of an instruction execution.

- Performed in the same manner as 8086/8088.
- An ESC opcode will cause a trap regardless of the 80C186/C188 operating mode. The 80C186/C188 are not directly compatible with the 80188 in this respect. The instruction set of the numerics coprocessor cannot be executed.

  All three timers constitute one source of request to the interrupt controller. As such, they share the same priority level with
- respect to other interrupt sources. However, the timers have a defined priority order among themselves (2A > 2B > 2C).
- 5. The vector type numbers of these sources are programmable in Slave Mode.

0257525 0049592 04T **=** 

#### Table 4. 80C186/C188 Initial Register State after RESET

Status Word	F002(H)
Instruction Pointer	0000(H)
Code Segment	FFFF(H)
Data Segment	0000(H)
Extra Segment	0000(H)
Stack Segment	0000(H)
Relocation Register	20FF(H)
UMCS	FFFB(H)

# 80C186/C188 CLOCK GENERATOR

The 80C186/C188 provide an on-chip clock generator for both internal and external clock generation. The clock generator features a crystal oscillator, a divide-bytwo counter, synchronous and asynchronous ready inputs, and reset circuitry.

#### Oscillator

The oscillator circuit of the 80C186/C188 is designed to be used either with a parallel resonant fundamental or third-overtone mode crystal, depending upon the frequency range of the application, as shown in Figure 6(c). This is used as the time base for the 80C186/C188. The crystal frequency chosen should be twice the required processor frequency. Use of an LC or RC circuit is not recommended.

The output of the oscillator is not directly available outside the 80C186/C188. The two recommended crystal configurations are shown in Figure 6(a and b). When used in third-overtone mode, the tank circuit shown in Figure 6(b) is recommended for stable operation. The sum of the stray capacitances and loading capacitors should equal the values shown. It is advisable to limit stray capacitance between the X1 and X2 pins to less than 10 pF. While a fundamental-mode circuit requires approximately 1 ms for start-up, the third-overtone arrangement may require 1 ms to 3 ms to stabilize.

Alternately, the oscillator may be driven from an external source, as shown in Figure 6(d). The configuration shown in Figure 6(e) is not recommended.

The following parameters should be used when choosing a crystal:

Temperature Range: 0°C to 70°C
ESR (Equivalent Series Resistance): 40 ohms max
C0 (Shunt Capacitance of Crystal): 7.0 pF max
C1 (Load Capacitance): 20 pF ±2 pF
Drive Level: 1 mW max

#### **Clock Generator**

The 80C186/C188 clock generator provides the 50%-duty cycle processor clock for the 80C186/80C188. It does this by dividing the oscillator output by two, forming the symmetrical clock. If an external oscillator is used, the state of the clock generator changes on the falling edge of the oscillator signal. The CLKOUT pin provides the processor clock signal for use outside the 80C186/C188. This may be used to drive other system components. All timings are referenced to the output clock.

# **READY Synchronization**

The 80C186/C188 provide both synchronous and asynchronous ready inputs. Asynchronous ready synchronization is accomplished by circuitry that samples ARDY in the middle of T2 and again in the middle of each TW until ARDY is sampled High. One-half CLKOUT cycle of resolution time is used for full synchronization of a rising ARDY signal. A High-to-Low transition on ARDY may be used as an indication of the not-ready condition, but it must be performed synchronously to CLKOUT, either in the middle of T2 or TW, or at the falling edge of TW.


A second ready input (SRDY) is provided to interface with externally synchronized ready signals. This input is sampled at the end of T2 and again at the end of each TW until it is sampled High. By using this input rather than the asynchronous ready input, the half-clock cycle resolution time penalty is eliminated. This input must satisfy set-up and hold times to guarantee proper operation of the circuit.

In addition, the 80C186/C188, as part of the integrated chip-select logic, have the capability to program wait states for memory and peripheral blocks. This is discussed in the Chip Select/Ready Logic description.


#### **RESET Logic**

The 80C186/C188 provides both a  $\overline{\text{RES}}$  input pin and a synchronized RESET output pin for use with other system components. The  $\overline{\text{RES}}$  input pin on the 80C186/C188 is provided with hysteresis in order to facilitate power-on Reset generation via an RC network. RESET is guaranteed to remain active for at least five clocks given a  $\overline{\text{RES}}$  input of at least six clocks. RESET may be delayed up to approximately two and one-half clocks behind  $\overline{\text{RES}}$ .

■ 0257525 0049593 T&b ■




a. Fundamental Mode Configuration




# b. Third-Overtone Configuration


Note 1:	
XTAL Frequency	L1 Value (Max)
20 MHz	12.0 μH ±20%
25 MHz	8.2 μH ±20%
32 MHz	4.7 μH ±20%
40 MHz	3.0 μH ±20%
50 MHz	2.2 uH ±20%



#### c. Recommended Crystal Mode







e. Invalid Alternative for Externally Generated Clock

13087D-007

Figure 6. 80C186/C188 Oscillator Configurations

#### LOCAL BUS CONTROLLER

The 80C186/C188 provide a local bus controller to generate the local bus control signals. In addition, they employ a HOLD/HLDA protocol for relinquishing the local bus to other bus masters. It also provides outputs that can be used to enable external buffers and to direct the flow of data on and off the local bus.

0257525 0049594 912

# Memory/Peripheral Control

The 80C186/C188 provide ALE,  $\overline{\text{RD}}$ , and  $\overline{\text{WR}}$  bus control signals. The  $\overline{\text{RD}}$  and  $\overline{\text{WR}}$  signals are used to strobe data from memory or I/O to the 80C186/C188 or to strobe data from the 80C186/C188 to memory or I/O. The ALE line provides a strobe to latch the address when it is valid. The 80C186/C188 local bus controller does not provide a memory/ $\overline{\text{IO}}$  signal. If this is required, use the  $\overline{\text{S2}}$  signal (which will requires external latching, 0 = I/O and 1 = memory), make the memory and I/O

spaces non-overlapping, or use only the integrated chip-select circuitry.

#### **Transceiver Control**

The 80C186/C188 generate two control signals for external transceiver chips. This capability allows the addition of transceivers for extra buffering without adding external logic. These control lines, DT/R and DEN, are generated to control the flow of data through the transceivers. The operation of these signals is shown in Table 5.

Table 5. Transceiver Control Signals Description

Pin Name	Function					
DEN (Data Enable)	Enables the output drivers of the transceivers. It is active Low during memory, I/O, or INTA cycles.					
DT/R (Data Transmit/ Receive)	Determines the direction of travel through the transceivers. A High level directs data away from the processor during write operations, while a Low level directs data toward the processor during a read operation.					

### **Local Bus Arbitration**

The 80C186/C188 use a HOLD/HLDA system of local bus exchange. This provides an asynchronous bus exchange mechanism. This means multiple masters utilizing the same bus can operate at separate clock frequencies. The 80C186/C188 provide a single HOLD/HLDA pair through which all other bus masters may gain control of the local bus. External circuitry must arbitrate which external device gains control of the bus when there is more than one alternate local bus master. When the 80C186 relinquishes control of the local bus, it floats DEN, RD, WR, S2-S0, LOCK, AD15-AD0, A19-A16, BHE, and DT/R. The 80C188 floats DEN, RD, WR, S2-S0, LOCK, AD7-AD0, A19-A8, RFSH, and DT/R.

The 80C186/C188 HOLD latency time, that is, the time between HOLD request and HOLD acknowledge, is a function of the activity occurring in the processor when the HOLD request is received. A HOLD request is second only to DRAM refresh requests in priority of activity requests received by the processor. Any bus cycle in progress completed before the 80C186/C188 relinquish the bus. This implies that if a HOLD request is received just as a DMA transfer begins, the HOLD latency can be as great as 4-bus cycles. This occurs if a DMA word transfer operation is taking place from an odd address to an odd address. This is a total of 16 clockcycles or more if wait states are required. In addition, if locked transfers are performed, the HOLD latency time is increased by the length of the locked transfer.

If the 80C186/C188 have relinquished the bus and a refresh request is pending, HLDA is removed (driven Low) to signal the remote processor that the 80C186/C188 wish to regain control of the bus. The 80C186/C188 will wait until HOLD is removed before taking control of the bus to run the refresh cycle.

# **Local Bus Controller and RESET**

During RESET, the local bus controller performs the following actions:

- 1. Drive DEN, RD, and WR High for one clock cycle, then float them.
- 2. Drive  $\overline{S2} \overline{S0}$  to the inactive state (all High) and then float.
- Float the Address/Data Bus, BHE (RFSH on the 80C188), DT/R.
- 4. Drive ALE Low.
- 5. Drive HLDA Low.

RD/QSMD, UCS, LCS, MCS0, MCS1, LOCK, and TEST pins have internal pull-up devices that are active while RES is applied. Excessive loading or grounding of some of these pins causes the 80C186/C188 to enter an alternative mode of operation:

- RD/QSMD Low results in Queue Status Mode.
- UCS and LCS Low result in ONCE Mode.
- TEST Low (and High later) results in Enhanced Mode.

# INTERNAL PERIPHERAL INTERFACE

All the 80C186/C188 integrated peripherals are controlled by 16-bit registers contained within an internal 256-byte control block. The control block may be mapped into either memory or I/O space. Internal logic recognizes control block addresses and responds to bus cycles. During bus cycles to internal registers, the bus controller signals the operation externally (i.e., the RD, WR, status, address, data, etc., lines are driven as in a normal bus cycle), but the data bus, SRDY, and ARDY are ignored. The base address of the control block must be on an even 256-byte boundary (i.e., the lower eight bits of the base address are all 0s). All of the defined registers within this control block may be read or written by the 80C186/C188 CPU at any time.

The control block base address is programmed by a 16-bit relocation register contained within the control block at offset FEH from the base address of the control block (see Figure 7). It provides the upper 12 bits of the base address of the control block. The control block is effectively an internal chip select range and must abide by all the rules concerning chip selects (the chip select circuitry is discussed later in this data sheet). Any access to the 256 bytes of the control block activates an internal chip select.

🖿 0257525 0049595 859 🖿



	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	٥
Offset: FEH	Х	Slave/Master	Х	M/ī	ō			Reloca	tion A	ddress	Bits R	19-R8			<u> </u>	Ť

M/ĪO = Register block located in Memory/ I/O Space (1/0) Slave/Master = Configures interrupt controller for Slave/Master Mode (1/0)

Figure 7. Relocation Register

13087D-008

Other chip selects may overlap the control block only if they are programmed to zero wait states and ignore external ready. In addition, bit 12 of this register determines whether the control block is mapped into I/O or memory space. If this bit is 1, the control block is located in memory space. If the bit is 0, the control block is located in I/O space. If the control register block is mapped into I/O space, the upper four bits of the base address must be programmed as 0 (since I/O addresses are only 16-bits wide).

In addition to providing relocation information for the control block, the relocation register contains bits that place the interrupt controller into slave mode. At RESET, the relocation register is set to 20FFH, which maps the control block to start at FF00H in I/O space. An offset map of the 256-byte control register block is shown in Figure 8.




Figure 8. Internal Register Map

# CHIP-SELECT/READY GENERATION LOGIC

The 80C186/C188 contain logic that provides programmable chip-select generation for both memories and peripherals. In addition, it can be programmed to provide READY (or wait state) generation. It can also provide latched address bits A1 and A2. The chip-select lines are active for all memory and I/O cycles in their programmed areas, whether they be generated by the CPU or by the integrated DMA unit.

#### **Memory Chip Selects**

The 80C186/C188 provide six memory chip-select outputs for three address areas: upper memory, lower memory, and mid-range memory. One each is provided for upper memory and lower memory, while four are provided for mid-range memory.

The range for each chip select is user-programmable and can be set to 2K, 4K, 8K, 16K, 32K, 64K, or 128K (plus 1K and 256K for upper and lower chip selects). In addition, the beginning or base address of the midrange memory chip select may also be selected. Only one chip select may be programmed to be active for any memory location at a time. All chip-select sizes are in bytes, whereas 80C186/C188 memory is arranged in words. For example, this means that if, 16 64K  $\times$  1 memories are used, the memory block size is128K, not 64K

# **Upper Memory CS**

The 80C186/C188 provide a chip select, called  $\overline{UCS}$ , for the top of memory. The top of memory is usually used as the system memory because, after reset, the 80C186/C188 begin executing at memory location FFFF0H.

The upper limit of memory defined by this chip select is always FFFFFH, while the lower limit is programmable. By programming the lower limit, the size of the select block is also defined. Table 6 shows the relationship between the base address selected and the size of the memory block obtained.

**0257525 0049596 795** 

The lower limit of this memory block is defined in the UMCS register (see Figure 9). This register is at offset A0H in the internal control block. The legal values for bits 13–6 and the resulting starting address and memory block sizes are given in Table 6. Any combination of bits 13–6 not shown in Table 6 result in undefined operation. After reset, the UMCS register is programmed for a 1K area. It must be reprogrammed if a larger upper memory area is desired.

The internal generation of any 20-bit address whose upper 16 bits are equal to or greater than the UMCS value (with bits 5-0 as 0) asserts  $\overline{UCS}$ . UMCS bits, R2-R0 specify the READY mode for the area of memory defined by the chip-select register, as explained later.

# **Lower Memory CS**

The 80C186/C188 provide a chip select for low memory called  $\overline{LCS}$ . The bottom of memory contains the interrupt vector table, starting at location 00000H.

The lower limit of memory defined by this chip select is always 0H, while the upper limit is programmable. By programming the upper limit, the size of the memory block is defined. Table 7 shows the relationship between the upper address selected and the size of the memory block obtained.

The upper limit of this memory block is defined in the LMCS register (see Figure 10) at offset A2H in the internal control block. The legal values for bits 15–6 and the resulting upper address and memory block sizes are given in Table 7. Any combination of bits 15–6 not shown in Table 7 result in undefined operation. After reset, the LMCS register value is undefined. However, the LCS chip-select line does not become active until the LMCS register is accessed.

Any internally generated 20-bit address whose upper 16 bits are less than or equal to LMCS (with bits 5–0 as 1) will assert  $\overline{\text{LCS}}$ . LMCS register bits, R2–R0, specify the

Table 7. LMCS Programming Values

Upper Address	Memory Block Size	LMCS Value (Assuming R0 = R1 = R2 = 0)			
003FFH	1K	0038H			
007FFH	2K	0078H			
00FFFH	4K	00F8H			
01FFFH	8K	01F8H			
03FFFH	16K	03F8H			
07FFFH	32K	07F8H			
0FFFFH	64K	oFF8H			
1FFFFH	128K	1FF8H			
3FFFFH	256K	3FF8H			

READY mode for the area of memory defined by this chip-select register.

# Mid-Range Memory CS

The 80C186/C188 provides four MCS lines that are active within a user-locatable memory block. This block can be located within the 80C186/C188 1-Mb memory address space, exclusive of the areas defined by UCS and LCS. Both the base address and size of this memory block are programmable.

The size of the memory block defined by the mid-range select lines, as shown in Table 8, is determined by bits 14–8 of the MPCS register (see Figure 11). This register is at location A8H in the internal control block. One, and only one, of bits 14–8 must be set at a time. Unpredictable operation of the \overline{MCS} lines otherwise occurs. Each of the four chip-select lines is active for one of the four equal contiguous divisions of the mid-range block. If the total block size is 32K, each chip select is active for 8K of memory with \overline{MCS0} being active for the first range, \overline{MCS1} active for the second, \overline{MCS2} for the third, and \overline{MCS3} being active for the last range.

The EX and MS in MPCS relate to peripheral functionality, as described in a later section.

**Table 8. MPCS Programming Values** 

Total Block Size	Individual Select Size	MPCS Bits 14–8				
8K	2K	0000001B				
16K	4K	0000010B				
32K	8K	0000100B				
64K	16K	0001000B				
128K	32K	0010000B				
256K	64K	0100000B				
512K	128K	1000000B				

0257525 0049597 62

The base address of the mid-range memory block is defined by bits 15-9 of the MMCS register (see Figure 12). This register is at offset A6H in the internal control block (see Figure 8). These bits correspond to bits A19-A13 of the 20-bit memory address. Bits A12-A0 of the base address are always 0. The base address may be set at any integer multiple of the size of the total memory block selected. For example, if the mid-range block size is 32K (or the size of the block for which each MCS line is active is 8K), the block could be located at 10000Hor 18000H, but not at 14000H, since the first few integer multiples of a 32K memory block are 0H, 8000H, 10000H, 18000H, etc. After reset, the contents of both registers are undefined. However, none of the MCS lines are active until both the MMCS and MPCS registers are accessed.

MMCS bits R2–R0 specify READY mode of operation for all four mid-range chip selects.

The 512K block size for the mid-range memory chip selects is a special case. When using 512K, the base address has to be at either locations 00000H or 80000H. If it is to be programmed at 00000H when the  $\overline{\text{LCS}}$  line was programmed, there is an internal conflict between the  $\overline{\text{LCS}}$  ready generation logic and the  $\overline{\text{MCS}}$  ready


generation logic. Likewise, if the base address is programmed at 80000H, there would be a conflict with the  $\overline{\text{UCS}}$  ready generation logic. Since the  $\overline{\text{LCS}}$  chip-select line does not become active until programmed, while the  $\overline{\text{UCS}}$  line is active at reset, the memory base can be set only at 00000H. If this base address is selected, however, the  $\overline{\text{LCS}}$  range must not be programmed.

In Enhanced Mode, three of the four  $\overline{\text{MCS}}$  pins become unusable to maintain compatibility.  $\overline{\text{MCS2}}$  is still available as a chip select covering one-fourth the mid-range address block, subject to the usual programming of the MPCS and MMCS registers.

#### **Peripheral Chip Selects**

The 80C186/C188 can generate chip selects for up to seven peripheral devices. These chip selects are active for seven contiguous blocks of 128 bytes above a programmable base address. The base address may be located in either memory or I/O space.

Seven  $\overline{\text{CS}}$  lines, called  $\overline{\text{PCS6}}$ – $\overline{\text{PCS0}}$ , are generated by the 80C186/C188. The base address is user-programmable; however, it can only be a multiple of 1K byte (i.e., the least significant ten bits of the starting address are always 0).



13087D-012

R0

R1

R2

Figure 11. MPCS Register

Мо

ΕX

0257525 0049598 568

М1

80C186/80C188 Microprocessors

31

Offset: A8H

М6

М5

М4

МЗ

М2




Figure 13. PACS Register

PCS5 and PCS6 can also be programmed to provide latched address bits A1 and A2. If so programmed, they cannot be used as peripheral selects. These outputs can be connected directly to the A0 and A1 pins used for selecting internal registers of 8-bit peripheral chips. This scheme simplifies the external hardware because the peripheral registers can be located on even boundaries in I/O or memory space.

The starting address of the peripheral chip-select block is defined by the PACS register (see Figure 13). The register is located at offset A4H in the internal control block. Bits 15–6 of this register correspond to bits 19–10 of the 20-bit Programmable Base Address (PBA) of the peripheral chip-select block. Bits 9–0 of the PBA of the peripheral chip-select block are all 0s. If the chip-select block is located in I/O space, bits 15–12 must be programmed 0, since the I/O address is only 16-bits wide. Table 9 shows the address range of each peripheral chip select with respect to the PBA contained in PACS register.

The user should program bits 15–6 to correspond to the desired peripheral base location. PACS bits 2–0 are used to specify READY mode for PCS3–PCS0. MPCS bits 2–0 specify the READY mode for PCS6–PCS4, as outlined below.

The operation mode of the peripheral chip selects is defined by the MPCS register (which is also used to set the size of the mid-range memory chip-select block, see Figure 11). The register is located at offset A8H in the internal control block. Bit 7 is used to select the function of PCS5 and PCS6, while bit 6 is used to select whether the peripheral chip selects are mapped into memory or I/O space. Table 10 describes the programming of these bits. After reset, the contents of both the MPCS and the PACS registers are undefined; however, none of the

PCS lines are active until both of the MPCS and PACS registers are accessed.

**Table 9. PCS Address Ranges** 

PCS Line	Active between Locations	
PCS0	PBA—PBA + 127	
PCS1	PBA + 128—PBA + 255	
PCS2	PBA + 256—PBA + 383	
PCS3	PBA + 384—PBA + 511	
PCS4	PBA + 512—PBA + 639	
PCS5	PBA + 640—PBA + 767	
PCS6	PBA + 768—PBA + 895	

# **READY Generation Logic**

The 80C186/C188 can generate a READY signal internally for each of the memory or peripheral  $\overline{\text{CS}}$  lines. The number of wait states to be inserted for each peripheral or memory is programmable to provide 3–0 wait states for all accesses to the area for which the chip select is active. In addition, the 80C186/C188 may be programmed to either ignore external READY for each chip-select range individually, or to factor external READY with the integrated ready generator.

Table 10. MS, EX Programming Values

Bit	Description
MS	1 = Peripherals mapped into memory space. 0 = Peripherals mapped into I/O space.
EX	0 = 5 PCS lines. A1, A2 provided. 1 = 7 PCS lines. A1, A2 are not provided.

■ 0257525 0049599 4T4 **■** 

READY control consists of three bits for each  $\overline{CS}$  line or group of lines generated by the 80C186/C188. The interpretation of the READY bits is shown in Table 11.

**Table 11. READY Bits Programming** 

R2	R1	R0	Number of Wait States Generated
0	0	0	0 wait states, external RDY also used.
0	0	1	1 wait state inserted, external RDY also used.
0	1	0	2 wait states inserted, external RDY also used.
0	1	1	3 wait states inserted, external RDY also used.
1	0	0	0 wait states, external RDY ignored.
1	0	1	1 wait state inserted, external RDY ignored.
1	1	0	2 wait states inserted, external RDY ignored.
1	1	1	3 wait states inserted, external RDY ignored.

The internal ready generator operates in parallel with external READY, not in series if the external READY is used (R2 = 0). For example, if the internal generator is set to insert two wait states but activity on the external READY lines inserts four wait states, the processor only inserts four wait states, not six. This is because the two wait states generated by the internal generator overlapped the first two wait states generated by the external ready signal. Note that the external ARDY and SRDY lines are always ignored during cycles accessing internal peripherals.

R2–R0 of each control word specify the READY mode for the corresponding block, with the exception of the peripheral chip selects: R2–R0 of PACS set the PCS3–PCS0 READY mode, R2–R0 of MPCS set the PCS6–PCS4 READY mode.

## Chip Select/Ready Logic and Reset

Upon RESET, the Chip Select/Ready Logic performs the following actions:

- 1. All chip-select outputs are driven High.
- Upon leaving RESET, the UCS line is programmed to provide chip selects to a 1K block with the accompanying READY control bits set at 011 to insert three wait states in conjunction with external READY (i.e., UMCS resets to FFBH).
- No other chip select or READY control registers have any predefined values after RESET. They do not become active until the CPU accesses their control registers. Both the PACS and MPCS registers must be accessed before the PCS lines become active.

#### **DMA CHANNELS**

The 80C186/C188 DMA controllers provides two independent high-speed DMA channels. Data transfers can occur between memory and I/O spaces (e.g., Memory to I/O) or within the same space (e.g., Memory to Memory or I/O to I/O). Data can be transferred either in bytes (8 bits) or in words (16 bits) to or from even or odd addresses. Each DMA channel maintains both a 20-bit source and destination pointer that can be optionally incremented or decremented after each data transfer (by one or two, depending on byte or word transfers). Each data transfer consumes two bus cycles (a minimum of eight clocks), one cycle to fetch data and the other to store data.

#### **DMA Operation**

Each channel has six registers in the control block that define each channel's specific operation. The control registers consist of a 20-bit Source pointer (2 words), a 20-bit Destination Pointer (2 words), a 16-bit Transfer Count Register, and a 16-bit Control Word. The format of the DMA Control Blocks is shown in Table 12. The Transfer Count Register (TC) specifies the number of DMA transfers to be performed. Up to 64K byte or word transfers can be performed with automatic termination. The Control Word defines the channel's operation (see Figure 15a and 15b). All registers may be modified or altered during any DMA activity. Any changes made to these registers are reflected immediately in DMA operation.

Table 12. DMA Control Block Format

	Register Address					
Register Name	Ch0	Ch1				
Control Word	CAH	DAH				
Transfer Count	C8H	D8H				
Destination Pointer (upper 4 bits)	C6H	D6H				
Destination Pointer	C4H	D4H				
Source Pointer (upper 4 bits)	C2H	D2H				
Source Pointer	COH	DOH				

#### **DMA Channel Control Word Register**

Each DMA Channel Control Word determines the mode of operation for the particular 80C186/C188 DMA channel. This register specifies

- the mode of synchronization
- whether bytes or words are transferred (80C186 only)
- whether interrupts are generated after the last transfer
- whether DMA activity ceases after a programmed number of DMA cycles

- the relative priority of the DMA channel with respect to the other DMA channel
- whether the source pointer is incremented, decremented, or maintained constant after each transfer
- whether the source pointer addresses memory or I/O space
- whether the destination pointer is incremented, decremented, or maintained constant after each transfer
- whether the destination pointer addresses memory or I/O space

The DMA channel control registers may be changed while the channel is operating. However, any changes made during operation affect the current DMA transfer.

# **DMA Control Word Bit Descriptions**

#### DEST:

M/iO Destination pointer is in memory (1) or I/O (0) space.

DEC Decrement destination pointer by 1 (1 or 2 for the 80C186 depending on  $\overline{B}/W$ ).

INC Increment destination pointer by 1 (1 or 2 for the 80C186 depending on  $\overline{B}/W$ ) after each

If both INC and DEC are specified, the pointer remains constant after each cycle.

#### SOURCE:

TC

M/IO Source pointer is in M/IO space (1/0).

DEC Decrement source pointer by 1 (1 or 2 for the 80C186 depending on  $\overline{\mathsf{B}}/\mathsf{W}$ ) after each transfer.

INC Increment source pointer by 1 (1 or 2 for the 80C186 depending on  $\overline{\mathbb{B}}/\mathbb{W}$ ) after each transfer.

If both INC and DEC are specified, the pointer remains constant after each cycle.

If set, DMA terminates when the contents of the Transfer Count register reach 0. The ST/STOP bit is also reset at this point. If this bit is cleared, the DMA unit decrements the transfer count register for each DMA cycle, but the DMA transfer does not stop when the contents of the TC register reach 0.




Figure 14. DMA Unit Block Diagram

**■** 0257525 0049601 982 **■** 

	AMD	
1	0	

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	_
M/ĪŌ	Destin DEC	ation INC	M/īO	Sou DEC	irce INC	TC	INT	SY	/N	Р	TDRQ	×	CHG/	ST/ STOP	B∕W	

Figure 15a. DMA Control Register for the 80C186

15	14	13	12	11	10	9	8	7 6	3	5	4	3	2	1	0	
1	Destir	ation		Sou	urce								01104			1
MIO	DEC	INC	M/IO	DEC	INC	тс	INT	SYN		Р	TDRQ		CHG/ NOCHG	ST/ STOP	×	l

Figure 15b. DMA Control Register for the 80C188

INT Enable Interrupts to CPU upon transfer count termination.

SYN

No synchronization

Note:

When unsynchronized transfers are specified, the TC bit is ignored and the ST/STOP bit is cleared upon the transfer count reaching zero, stopping the channel.

01 Source synchronization

10 Destination synchronization

11 Unused

Channel priority relative to other channel during simultaneous requests

0 Low priority

High priority

Channels alternate cycles if both are set at same priority level.

**TDRQ** Enable/Disable (1/0) DMA requests from Timer 2.

### CHG/NOCHG

Change/Do not change (1/0) ST/STOP bit. If this bit is set when writing to the control word. the ST/STOP bit is programmed by the write to the control word. If this bit is cleared when writing the control word, the ST/STOP bit is not altered. This bit is not stored; it is always read as 0.

ST/STOP

Start/Stop (1/0) channel

B/W

Byte/Word (0/1) transfers (for the 80C186 only)

### **DMA Destination and Source Pointer** Registers

Each DMA channel maintains a 20-bit source and a 20-bit destination pointer. Each of these pointers takes up two full 16-bit registers in the peripheral control block. For each DMA channel to be used, all four pointer registers must be initialized. The lower four bits of the upper register contain the upper four bits of the 20-bit physical address (see Figure 16). These pointers may be individ-

ually incremented or decremented after each transfer. If word transfers are performed, the pointer is incremented or decremented by two.

Each pointer may point into either memory or I/O space. Since the upper four bits of the address are not automatically programmed to zero, the user must program them in order to address the normal 64K I/O space. Since the DMA channels can perform transfers to or from odd addresses, there is no restriction on values for the pointer registers. Higher transfer rates can be achieved if all word transfers are performed to or from even addresses so that accesses occur in single bus cycles.

Higher Register Address Lower Register Address	XXX	XXX	XXX	A19 – A16
	A15 – A12	A11 – A8	A7 – A4	A3 – A0
•	15			ō

XXX = Don't Care

13087D-017

Figure 16. DMA Pointer Register Format

### **DMA Transfer Count Register**

Each DMA channel maintains a 16-bit transfer count register (TC). This register is decremented after every DMA cycle, regardless of the state of the TC bit in the DMA Control Register. However, if the TC bit in the DMA control word is set or if unsynchronized transfers are programmed, DMA activity terminates when the transfer counter register reaches 0.

#### **DMA Requests**

Data transfers may be either source or destination synchronized, that is, either the source of the data or the destination of the data may request the data transfer. In addition, DMA transfers may be unsynchronized; that is, the transfer takes place continually until the correct number of transfers has occurred. When source or

unsynchronized transfers are performed, the DMA channel may begin another transfer immediately after the end of a previous DMA transfer. This allows a complete transfer to take place every two bus cycles or eight clock cycles (assuming no wait states). When destination synchronization is performed, data will not be fetched from the source address until the destination device signals that it is ready to receive it. When destination synchronized transfers are requested, the DMA controller relinquishes control of the bus after every transfer. If no other bus activity is initiated, another DMA cycle begins after two processor clocks. This allows the destination device time to remove its request if another transfer is not desired. Since the DMA controller relinquishes the bus, the CPU can initiate a bus cycle. As a result, a complete bus cycle is often inserted between destination-synchronized transfers. Table 13 shows the maximum DMA transfer rates.

#### **DMA Acknowledge**

No explicit DMA acknowledge pulse is provided. Since both source and destination pointers are maintained, a read from a requesting source or a write to a requesting destination should be used as the DMA acknowledge signal. Since the chip-select lines can be programmed to be active for a given block of memory or I/O space, and the DMA pointers can be programmed to point to the same given block, a chip-select line could be used to indicate a DMA acknowledge.

#### **DMA Priority**

The DMA channels may be programmed such that one channel is always given priority over the other, or they may be programmed such as to alternate cycles when both have DMA requests pending. DMA cycles always have priority over internal CPU cycles except between locked memory accesses or word accesses to odd memory locations; however, an external bus hold takes priority over an internal DMA cycle. Because an interrupt request cannot suspend a DMA operation and the CPU

cannot access memory during a DMA cycle, interrupt latency time suffers during sequences of continuous DMA cycles. An NMI request, however, causes all internal DMA activity to halt. This allows the CPU to quickly respond to the NMI request.

#### **DMA Programming**

DMA cycles occur whenever the ST/STOP bit of the control register is set. If synchronized transfers are programmed, a DRQ must also be generated. Therefore, the source and destination transfer pointers, and the transfer count register (if used) must be programmed before the ST/STOP bit is set.

Each DMA register may be modified while the channel is operating. If the CHG/NOCHG bit is cleared when the control register is written, the ST/STOP bit of the control register is not modified by the write. If multiple channel registers are modified, it is recommended that a LOCKED string transfer be used to prevent a DMA transfer from occurring between updates to the channel registers.

#### **DMA Channels and Reset**

Upon RESET, the state of the DMA channels is as follows:

- The ST/STOP bit for each channel is reset to STOP.
- Any transfer in progress is aborted.
- The values of the transfer count registers, source pointers, and destination pointers are indeterminate.


#### TIMERS

The 80C186/C188 provide three internal 16-bit programmable timers (see Figure 17). Two of these are highly flexible and are connected to four external pins (two per timer). They can be used to count external events, time external events, generate non-repetitive waveforms, etc. The third timer is not connected to any external pins and is useful for real-time coding and time delay applications. In addition, the third timer can be used as a prescaler to the other two, or as a DMA request source.

Table 13. Maximum DMA Transfer Rates at 25 MHz for the 80C186/80C188

Type of Synchronization Selected	80C186		80C188		1
	CPU Running	CPU Halted	CPU Running	CPU Halted	Units
Unsynchronized	6.25	6.25	3.1	3.1	Mbytes/s
Source Synch	6.25	6.25	3.1	3.1	Mbytes/s
Destination Synch	4.2	5.0	2.1	2.5	Mbytes/s

**■** 0257525 0049603 755 **■** 



13088B-002

Figure 17. Timer Block Diagram

# **Timer Operation**

The timers are controlled by eleven 16-bit registers in the peripheral control block. The configuration of these registers is shown in Table 14. The count register contains the current value of the timer. It can be read or written at any time independent of whether the timer is running or not. The value of this register is incremented for each timer event. Each of the timers is equipped with a MAX COUNT register, which defines the maximum count the timer will reach. After reaching the MAX COUNT register value, the timer count value resets to 0 during that same clock, that is, the maximum count value is never stored in the count register itself. In addition, timers 0 and 1 are equipped with a second MAX COUNT register that enables the timers to alternate their count between two different MAX COUNT values. If a single MAX COUNT register is used, the timer output pin switches Low for a clock, one clock after the maximum count value has been reached. In the dual MAX COUNT register mode, the output pin indicates which MAX COUNT register is currently in use, thus allowing nearly complete freedom in selecting waveform duty cycles. For the timers with two MAX COUNT registers, the RIU bit in the control register determines which is used for the comparison.

Each timer gets serviced every fourth CPU-clock cycle, and thus, can operate at speeds up to one-quarter the internal clock frequency (one-eighth the crystal rate). External clocking of the timers may be done at up to a rate of one-quarter of the internal CPU-clock rate. Due to

internal synchronization and pipelining of the timer circuitry, a timer output may take up to six clocks to respond to any individual clock or gate input.

Since the count registers and the maximum count registers are all 16-bits wide, 16 bits of resolution are provided. However, any read or write access to the timers adds one wait state to the minimum four-clock bus cycle. This is needed to synchronize and coordinate the internal data flows between the internal timers and the internal bus.

The timers have several programmable options:

- All three timers can be set to halt or continue on a terminal count
- Timers 0 and 1 can select between internal and external clocks, alternate between MAX COUNT registers, and be set to retrigger on external events.
- The timers may be programmed to cause an interrupt on terminal count.

These options are selectable via the timer mode/control word.

## Timer Mode/Control Register

The mode/control register (see Figure 18) allows the user to program the specific mode of operation or check the current programmed status for any of the three integrated timers.

**3** 0257525 0049604 691 **3** 

	Register Offset									
Register Name	Timer 0	Timer 1	Timer 2							
Mode/Control Word	56H	5EH	66H							
Max Count B	54H	5CH	Not Present							
Max Count A	52H	5AH	62H							
Count Register	50H	58H	60H							

#### EN

The Enable bit provides programmer control over the timer's RUN/HALT status. When set, the timer is enabled to increment subject to the input pin constraints in the internal clock mode (discussed previously). When cleared, the timer is inhibited from counting. All input pin transitions during the time EN is 0 are ignored. If CONT is 0, the EN bit is automatically cleared upon maximum count.

#### ĪÑĦ

The Inhibit bit allows the selective updating of the enable (EN) bit. If INH is a 1 during the write to the mode/control word, then the state of the EN bit is modified by the write. If INH is a 0 during the write, the EN bit is unaffected by the operation. This bit is not stored; it is always a 0 on a

#### INT

When set, the INT bit enables interrupts from the timer, which are generated on every terminal count. If the timer is configured in dual MAX COUNT register mode, an interrupt is generated each time the value in MAX COUNT register A is reached and each time the value in MAX COUNT register B is reached. If this enable bit is cleared after the interrupt request has been generated, but before a pending interrupt is serviced, the interrupt request is still in force. (The request is latched in the Interrupt Controller.)

# RIU

The Register In Use bit indicates which MAX COUNT register is currently being used for comparison to the timer count value. A 0 value indicates register A. The RIU bit cannot be written (i.e., its value is not affected when the control register is written). It is always cleared when the ALT bit is 0.

# MC

7525

5096400

52B

The Maximum Count bit is set whenever the timer reaches its final maximum count value. If the timer is

configured in dual MAX COUNT register mode, this bit will be set each time the value in MAX COUNT register A is reached, and each time the value in MAX COUNT register B is reached. This bit is set regardless of the timer's interrupt-enable bit. The MC bit gives the user the ability to monitor timer status through software instead of through interrupts.

Programmer's intervention is required to clear this bit.

#### RTG

Retrigger bit is only active for internal clocking (EXT = 0). In this case, it determines the control function provided by the input pin.

If RTG = 0, the input level gates the internal clock on and off. If the input pin is High, the timer counts; if the input pin is Low, the timer holds its value. As indicated previously, the input signal may be asynchronous with respect to the 80C186/C188 clock.


When RTG = 1, the input pin detects Low-to-High transitions. The first such transition starts the timer running, clearing the timer value to 0 on the first clock, and then incrementing thereafter. Further transitions on the input pin again reset the timer to 0, from which it starts counting up again. If CONT = 0, when the timer has reached maximum count, the EN bit is cleared, inhibiting further timer activity.

The Prescaler bit is ignored unless internal clocking has been selected (EXT = 0). If the P bit is a 0, the timer counts at one-fourth the internal CPU clock rate. If the P bit is a 1, the output of Timer 2 is used as a clock for the timer. Note that the user must initialize and start Timer 2 to obtain the prescaled clock.

# **EXT**

The External bit selects between internal and external clocking for the timer. The external signal may be asynchronous with respect to the 80C186/C188 clock.

If this bit is set, the timer counts Low-to-High transitions on the input pin. If cleared, it counts an internal clock while using the input pin for control. In this mode, the function of the external pin is defined by the RTG bit. The maximum input to output transition latency time may be as much as six clocks. However, clock inputs may be pipelined as closely together as every four clocks without losing clock pulses.



13087D-019

Figure 18. Timer Mode/Control Register

38

80C186/80C188 Microprocessors

#### ALT

The ALT bit determines which of two MAX COUNT registers is used for count comparison. If ALT = 0, register A for that timer is always used, while if ALT = 1, the comparison alternates between register A and register B when each maximum count is reached. This alternation allows the user to change one MAX COUNT register while the other is being used, and thus provides a method of generating non-repetitive waveforms. Square waves and pulse outputs of any duty cycle are a subset of available signals obtained by not changing the final count registers. The ALT bit also determines the function of the timer output pin. If ALT is 0, the output pin goes Low for one clock, the clock after the maximum count is reached. If ALT is 1, the output pin reflects the current MAX COUNT register being used (0/1 for B/A).

### CONT

Setting the CONT bit causes the associated timer to run continuously, while resetting it causes the timer to halt upon maximum count. If CONT = 0 and ALT = 1, the timer counts to the MAX COUNT register A value, resets, counts to the register B value, resets, and halts.

Not all mode bits are provided for Timer 2. Certain bits are hardwired as indicated below:

ALT = 0, EXT = 0, P = 0, RTG = 0, RIU = 0

# **Count Registers**

Each of the three timers has a 16-bit count register. The contents of this register may be read or written by the processor at any time. If the register is written into while the timer is counting, the new value takes effect in the current count cycle.

The count registers should be programmed before attempting to use the timers, since they are not automatically initialized to zero.

# **Max Count Registers**

Timers 0 and 1 have two MAX COUNT registers, while Timer 2 has a single MAX COUNT register. These contain the number of events the timer counts. In Timers 0 and 1, the MAX COUNT register used can alternate between the two MAX COUNT values whenever the current maximum count is reached. A timer resets when the timer count register equals the MAX COUNT value being used. If the timer count register or the MAX COUNT register is changed so that the MAX COUNT is less than the timer count, the timer does not immediately reset. Instead, the timer counts up to 0FFFFH, "wraps around" to zero, counts up to the MAX COUNT value, and then resets.

## **Timers and Reset**

Upon RESET, the Timers perform the following actions:

**1** 0257525 0049606 464

- All EN (Enable) bits are reset preventing timer counting.
- For Timers 0 and 1, the RIU bits are reset to zero and the ALT bits are set to one. This results in the Timer Out pins going High.
- The contents of the count registers are indeterminate.

#### INTERRUPT CONTROLLER

The 80C186/C188 can receive interrupts from a number of sources, both internal and external. The internal interrupt controller serves to merge these requests on a priority basis for individual service by the CPU.

Internal interrupt sources (Timers and DMA channels) can be disabled by their own control registers or by mask bits within the interrupt controller. The 80C186/C188 interrupt controller has its own control register that sets the mode of operation for the controller.

The interrupt controller resolves priority among requests that are pending simultaneously. Nesting is provided so interrupt service routines for lower priority interrupts may themselves be interrupted by higher priority interrupts. A block diagram of the interrupt controller is shown in Figure 19.

The 80C186/C188 have a special slave mode in which the internal interrupt controller acts as a slave to an external master. The controller is programmed into this mode by setting bit 14 in the peripheral control block relocation register (see Slave Mode section).

## MASTER MODE OPERATION

# Interrupt Controller External Interface

Five pins are provided for external interrupt sources. One of these pins is the non-maskable interrupt, NMI. NMI is generally used for unusual events such as powerfail interrupts. The other four pins may be configured in any of the following ways:

- As four interrupt lines with internally generated interrupt vectors;
- As an interrupt line and interrupt acknowledge line pair (cascade mode) with externally generated interrupt vectors, plus two interrupt input lines with internally generated vectors; and,
- As two pairs of interrupt/interrupt acknowledge lines (cascade mode) with externally generated interrupt vectors.

External sources in the Cascade Mode use externally generated interrupt vectors. When an interrupt is acknowledged, two INTA cycles are initiated and the vector is read into the 80C186/C188 on the second cycle. The capability to interface to external 82C59A programmable interrupt controllers is provided when the inputs are configured in Cascade Mode.

Figure 19. Interrupt Controller Block Diagram

Internal Address/Data Bus

# Interrupt Controller Modes of Operation

Interrupt Request to Processor

Ext. Input 2 Control Register

Ext. Input 3 Control Register

The basic modes of operation of the interrupt controller in Master Mode are similar to the 82C59A. The interrupt controller responds identically to internal interrupts in all three modes; the difference is only in the interpretation of function of the four external interrupt pins. The interrupt controller is set into one of these three modes by programming the correct bits in the INTO and INT1 control registers. The modes of interrupt controller operation are as follows.

# **Fully Nested Mode**

When in the Fully Nested Mode, four pins are used as direct interrupt requests as in Figure 20. The vectors for these four inputs are generated internally. An in-service bit is provided for every interrupt source. If a lower-priority device requests an interrupt while the in-service bit (IS) is set, no interrupt is generated by the interrupt controller. In addition, if another interrupt request occurs from the same interrupt source while the in-service bit set, no interrupt is generated by the interrupt controller. This allows interrupt service routines to operate with

interrupts enabled, yet be suspended only by interrupts of higher priority than the in-service interrupt.

13088B-003

Vector Generation

Logic




Figure 20. Fully Nested (Direct) Mode Interrupt Controller Connections

When a service routine is completed, the proper IS bit must be reset by writing the proper pattern to the EOI register. This is required to allow subsequent interrupts from this interrupt source and to allow servicing of lower-

0257525 0049607 3TO **....** 

80C186/80C188 Microprocessors

40

priority interrupts. An EOI command is executed at the end of the service routine just before the return from interrupt instruction. If the fully nested structure has been upheld, the next highest-priority source with its IS bit set is then serviced.

#### Cascade Mode

The 80C186/C188 has four interrupt pins and two of them have dual functions. In the Fully Nested Mode, the four pins are used as direct interrupt inputs and the corresponding vectors are generated internally. In the Cascade Mode, the four pins are configured into interrupt input-dedicated acknowledge signal pairs. The interconnection is shown in Figure 21. INT0 is an interrupt input interfaced to an 82C59A, while INT2/INTA0 serves as the dedicated interrupt acknowledge signal to that peripheral. The same is true for INT1 and INT3/INTA1. Each pair can selectively be placed in the Cascade or Non-cascade Mode by programming the proper value into INT0 and INT1 control registers. The use of the dedicated acknowledge signals eliminates the need for the use of external logic to generate INTA and device select signals.

The Primary Cascade Mode allows the capability to serve up to 128 external interrupt sources through the use of external master and slave 82C59As. Three levels of priority are created, requiring priority resolution in the 80C186/C188 interrupt controller, the master 82C59As, and the slave 82C59As. If an external interrupt is serviced, one IS bit is set at each of these

levels. When the interrupt service routine is completed, up to three end-of-interrupt commands must be issued by the programmer.

## Special Fully Nested Mode

This mode is entered by setting the SFNM bit in INTO or INT1 control register. It enables complete nestability with external 82C59A masters. Normally, an interrupt request from an interrupt source is not recognized unless the in-service bit for that source is reset. If more than one interrupt source is connected to an external interrupt controller, all of the interrupts are funnelled through the same 80C186/C188 interrupt request pin. As a result, if the external interrupt controller receives a higher-priority interrupt, its interrupt is not recognized by the 80C186/C188 controller until the 80C186/C188 inservice bit is reset. In Special Fully Nested Mode, the 80C186/C188 interrupt controller allows interrupts from an external pin, regardless of the state of the in-service bit for an interrupt source, in order to allow multiple interrupts from a single pin. An in-service bit continues to be set, however, to inhibit interrupts from other lower-priority 80C186/C188 interrupt sources.

Special procedures should be followed when resetting IS bits at the end of interrupt service routines. Software polling of the IS register in the external master 82C59A is required to determine if there is more than one bit set. If so, the IS bit in the 80C186/C188 remains active and the next interrupt service routine is entered.




Figure 21. Cascade and Special Fully Nested Mode Interrupt Controller Connections

■ 0257525 0049608 237 ■

# Operation in a Polled Environment

The controller may be used in a polled mode if interrupts are undesirable. When polling, the processor disables interrupts and then polls the interrupt controller whenever it is convenient. Polling the interrupt controller is accomplished by reading the Poll Word (Figure 30). Bit 15 in the Poll Word indicates to the processor that an interrupt of high enough priority is requesting service. Bits 4–0 indicate to the processor the type vector of the highest-priority source requesting service. Reading the Poll Word causes the in-service bit of the highest-priority source to be set.

It is desirable to be able to read the Poll Word information without guaranteeing service of any pending interrupt, that is, not set the indicated in-service bit. The 80C186/C188 provides a Poll Status Word, in addition to the conventional Poll Word, to allow this to be done. Poll Word information is duplicated in the Poll Status Word, but reading the Poll Status Word does not set the associated in-service bit. These words are located in two adjacent memory locations in the register file.

# **Master Mode Features**

### **Programmable Priority**

The user can program the interrupt sources into any of eight different priority levels. The programming is done by placing a three-bit priority level (0–7) in the control register of each interrupt source. (A source with a priority level of 4 has higher priority over all priority levels from 5 to 7. Priority registers containing values lower than 4 have greater priority.) All interrupt sources have preprogrammed default priority levels (see Table 3).

If two requests with the same programmed priority level are pending at once, the priority ordering scheme shown in Table 3 is used. If the serviced interrupt routine re-enables interrupts, it allows other interrupt requests to be serviced.

## **End-of-Interrupt Command**

The end-of-interrupt (EOI) command is used by the programmer to reset the in-service (IS) bit when an interrupt service routine is completed. The EOI command is issued by writing the proper pattern to the EOI register. There are two types of EOI commands, specific and non-specific. The non-specific command does not specify which IS bit is reset. When issued, the interrupt controller automatically resets the IS bit of the highest priority source with an active service routine. A specific EOI command requires that the programmer send the interrupt vector type to the interrupt controller indicating which source's IS bit is to be reset. This command is used when the fully nested structure has been disturbed or the highest priority IS bit that was set does not belong to the service routine in progress.

#### **Trigger Mode**

The four external interrupt pins can be programmed in either Edge- or Level-trigger Mode. The control register for each external source has a Level-trigger Mode (LTM) bit. All interrupt inputs are active High. In the Edge-sense Mode or the Level-trigger Mode, the interrupt request must remain active (High) until the interrupt request is acknowledged by the 80C186/C188 CPU. In the Edge-sense Mode, if the level remains High after the interrupt is acknowledged, the input is disabled and no further requests are generated. The input level must go Low for at least one clock cycle to re-enable the input. In the Level-trigger Mode, no such provision is made; holding the interrupt input High causes continuous interrupt requests.

### Interrupt Vectoring

The 80C186/C188 Interrupt Controller generates interrupt vectors for the integrated DMA channels and the integrated timers. In addition, the Interrupt Controller generates interrupt vectors for the external interrupt lines, if they are not configured in Cascade or Special Fully Nested Mode. The interrupt vectors generated are fixed and cannot be changed (see Table 3).

# **Interrupt Controller Registers**

The Interrupt Controller Register Mode is shown in Figure 22. It contains 15 registers. All registers can either be read or written, unless specified otherwise.

	Offset
INT3 Control Register	3EH
INT2 Control Register	зсн
INT1 Control Register	зан
INT0 Control Register	38H
DMA 1 Control Register	36H
DMA 0 Control Register	34H
Timer Control Register	32H
Interrupt Status Register	30H
Interrupt Request Register	2EH
In-Service Register	2CH
Priority Mask Register	2AH
Mask Register	28H
Poll Status Register	26H
Poll Register	24H
EOI Register	22H

13087D-023

Figure 22. Interrupt Controller Register (Master Mode)

■ 0257525 0049609 173 ■

## In-Service Register

This register can be read from or written into. The format is shown in Figure 23. It contains the in-service bit for each of the interrupt sources. The in-service bit is set to indicate that a source's service routine is in progress. When an in-service bit is set, the interrupt controller does not generate interrupts to the CPU when it receives interrupt requests from devices with a lower programmed priority level. The TMR bit is the in-service bit for all three timers; the D0 and D1 bits are the in-service bits for the two DMA channels; the I3-I0 are the inservice bits for the external interrupt pins. The IS bit is set when the processor acknowledges an interrupt request either by an interrupt acknowledge or by reading the poll register. The IS bit is reset at the end of the interrupt service routine by an end-of-interrupt command.

#### Interrupt Request Register

The internal interrupt sources have interrupt request bits inside the interrupt controller. The format of this register is shown in Figure 23. A read from this register yields the status of these bits. The TMR bit is the logical OR of all timer interrupt requests. D0 and D1 are the interrupt request bits for the DMA channels.

The state of the external interrupt input pins is also indicated. The state of the external interrupt pins is not a stored condition inside the interrupt controller; therefore, the external interrupt bits cannot be written. The external interrupt request bits are set when an interrupt request is given to the interrupt controller, so if Edgetriggered Mode is selected, the bit in the register is High only after an inactive-to-active transition. For internal interrupt sources, the register bits are set when a request arrives and are reset when the processor acknowledges the requests.

Writes to the interrupt request register affect the D0 and D1 interrupt request bits. Setting either bit causes the corresponding interrupt request, while clearing either bit removes the corresponding interrupt request. All other bits in the register are read-only.

## Mask Register

This is a 16-bit register that contains a mask bit for each interrupt source. The format for this register is shown in Figure 23. A one in a bit position corresponding to a particular source serves to mask the source from generating interrupts. These mask bits are the exact same bits

that are used in the individual control registers; programming a mask bit using the mask register also changes this bit in the individual control registers, and vice versa.

#### **Priority Mask Register**

This register is used to mask all interrupts below a particular interrupt priority level. The format of this register is shown in Figure 24. The code in the lower three bits of this register inhibits interrupts of priority lower (a higher priority number) than the code specified. For example, 100 written into this register masks interrupts of level five (101), six (110), and seven (111). The register is reset to seven (111) upon RESET so no interrupts are masked due to priority number.

### **Interrupt Status Register**


This register contains general interrupt controller status information. The format of this register is shown in Figure 25. The bits in the status register have the following functions:

DHLT: DMA Halt Transfer; setting this bit halts all DMA transfers. It is automatically set whenever a non-maskable interrupt occurs, and it is reset when an IRET instruction is executed. This bit allows prompt service of all non-maskable interrupts. This bit may also be set by the programmer.

IRTx: These three bits represent the individual timer interrupt request bits. These bits differentiate between timer interrupts, since the timer IR bit in the interrupt request register is the OR function of all timer interrupt requests. Note that setting any one of these three bits initiates an interrupt request to the interrupt controller.


# Control Registers: Timer, DMA 0, 1

These registers are the control words for all the internal interrupt sources. The format for these registers is shown in Figure 26. The three bit positions PR0, PR1, and PR2 represent the programmable priority level of the interrupt source. The MSK bit inhibits interrupt requests from the interrupt source. The MSK bits in the individual control registers are the exact same bits as in the Mask Register; modifying them in the individual control registers also modifies them in the Mask Register, and vice versa.



13087D-024

Figure 23. In-Service, Interrupt Request, and Mask Register Formats





## **INT3-INT0 Control Registers**

These registers are the control words for the four external input pins. Figure 27 shows the format of the INTO and INT1 control registers; Figure 28 shows the format of the INT2 and INT3 control registers. In Cascade Mode or Special Fully Nested Mode, the control words for INT2 and INT3 are not used.

The bits in the various control registers are encoded as follows:

PR2-0: Priority programming information. Highest priority = 000, lowest priority = 111.

LTM: Level-trigger Mode bit. 1 = level-triggered; 0 = edge-triggered. Interrupt input levels are active High. In Level-triggered Mode, an interrupt is generated whenever the external line is High. In Edge-triggered Mode, an interrupt is generated only when this level is preceded by an inactive-to-active transition on the line. In both cases, the level must remain active until the interrupt is acknowledged.

MSK: Mask bit, 1 = mask; 0 = non-mask,

Cascade Mode bit, 1 = cascade; 0 = direct. C:

SFNM: Special Fully Nested Mode bit, 1 = SFNM.

#### **EOI Register**

The end of the interrupt register is a command register that can only be written into. The format of this register is shown in Figure 29. It initiates an EOI command when written to by the 80C186/C188 CPU.

The bits in the EOI register are encoded as follows:

S<sub>x</sub>: Encoded information that specifies an interrupt source vector type as shown in Table 3. For example, to reset the in-service bit for DMA channel 0, these bits should be set to 01010, since the vector type for DMA channel 0 is 10.

To reset the single in-service bit for any of the three timers, the vector type for Timer 0(8) should be written in this register.

### NSPEC/SPEC:

A bit that determines the type of EOI command. Non-specific = 1, Specific = 0.

# Poll and Poll Status Registers

These registers contain polling information. The format of these registers is shown in Figure 30. They can only be read. Reading the Poll register constitutes a software poll. This sets the IS bit of the highest priority pending interrupt. Reading the poll status register does not set the IS bit of the highest priority pending interrupt; only the status of pending interrupts is provided.

Encoding of the Poll and Poll Status register bits are as follows:

S<sub>x</sub>: Encoded information that indicates the vector type of the highest priority interrupting source. Valid only when INTREQ = 1.

INTREQ: This bit determines if an interrupt request is present. Interrupt Request =1; no Interrupt . Request = 0.

# **SLAVE MODE OPERATION**

When Slave Mode is used, the internal 80C186/C188 interrupt controller is used as a slave controller to an external master interrupt controller. The internal 80C186/C188 resources are monitored by the internal interrupt controller, while the external controller functions as the system master interrupt controller.

Upon reset, the 80C186/C188 is in the Master Mode. To provide for Slave Mode operation, bit 14 of the relocation register should be set (see Figure 7).

Because of pin limitations caused by the need to interface to an external 82C59A master, the internal interrupt controller no longer accepts external inputs. There are, however, enough 80C186/C188 interrupt controller inputs (internally) to dedicate one to each timer. In this mode, each timer interrupt source has its own mask bit, IS bit, and control word.

In Slave Mode each peripheral must be assigned a unique priority to ensure proper interrupt controller operation. Therefore, it is the programmer's responsibility to assign correct priorities and initialize interrupt control registers before enabling interrupts.

# Slave Mode External Interface

The configuration of the 80C186/C188 with respect to an external 82C59A master is shown in Figure 31. The INT0 input is used as the 80C186/C188 CPU interrupt input. INT3/IRQ functions as an output to send the 80C186/C188 slave-interrupt-request to one of the eight master PIC inputs.

Correct master-slave interface requires decoding of the slave addresses (CAS2-CAS0). Slave 82C59As do this internally. Because of pin limitations, the 80C186/C188 slave address has to be decoded externally. INT1/SELECT is used as a slave-select input. Note that the slave vector address is transferred internally, but the READY input must be supplied externally.



0257525 0049612 768

15	14	13				 	5	4	3	2	1	0
SPEC/ NSPEC	0	0	•			•	0	S4	S3	S2	S1	50


13087D-030

Figure 29. EOI Register Format

15	14	13				5	4	3	2	1	0
INT REQ	0	0		•		0	S4	S3	S2	S1	S0

13087D-031

Figure 30. Poll Register Format



13087D-030

Figure 31. Slave Mode Interrupt Controller Connections

INT2/INTA0 is used as an acknowledge output, suitable to drive the INTA input of an 82C59A.

# Interrupt Nesting

Slave Mode operation allows nesting of interrupt requests. When an interrupt is acknowledged, the priority logic masks off all priority levels except those with equal or higher priority.

# **Vector Generation in the Slave Mode**

Vector generation in Slave Mode is exactly like that of an 8259A or 82C59A slave. The interrupt controller generates an 8-bit vector type number that the CPU multiplies by four and uses as an address into the vector table. The five most significant bits of this type number are userprogrammable, while the three least significant bits are

defined according to Figure 32. The significant five bits of the vector are programmed by writing to the Interrupt Vector register at offset 20H.

# Specific End-of-Interrupt

In Slave Mode, the specific EOI command operates to reset an in-service bit of a specific priority. The user supplies a three-bit priority-level value that points to an inservice bit to be reset. The command is executed by writing the correct value in the Specific EOI register at offset 22H.

# Interrupt Controller Registers in the Slave Mode

All control and command registers are located inside the internal peripheral control block. Figure 32 shows the offsets of these registers.

0257525 0049613 6T4 🖿

	Offset
Timer 2 Control Register (Vector Type XXXXX101)	зан
Timer 1 Control Register (Vector Type XXXXX100)	38H
DMA 1 Control Register (Vector Type XXXXX011)	36H
DMA 0 Control Register (Vector Type XXXXX010)	34H
Timer 0 Control Register (Vector Type XXXXX000)	32H
Interrupt Status Register	30H
Interrupt-Request Register	2EH
In-Service Register	2CH
Priority-Level Mask Register	2AH
Mask Register	28H
Specific EOI Register	22H
Interrupt Vector Register	20H

13087D-033

Figure 32. Interrupt Controller Registers (Slave Mode)

### **End-of-Interrupt Register**

The end-of-interrupt register is a command register that can only be written. The format of this register is shown in Figure 33. It initiates an EOI command when written by the 80C186/C188 CPU.

The bits in the EOI register are encoded as follows:

L<sub>X</sub>: Encoded value indicating the priority of the IS bit to be reset.

# In-Service Register

This register can be read from or written into. It contains the in-service bit for each of the interrupt sources. The format for this register is shown in Figure 34. Bit positions 2 and 3 correspond to the DMA channels; positions 0, 4, and 5 correspond to the integral timers. The source's IS bit is set when the processor acknowledges its interrupt request.

## Interrupt Request Register

This register indicates which internal peripherals have interrupt requests pending. The format of this register is

shown in Figure 34. The interrupt request bits are set when a request arrives from an internal source, and are reset when the processor acknowledges the request. The interrupt as in master mode, D0 and D1 are read/write; all other bits are read only.

## Mask Register

This register contains a mask bit for each interrupt source. The format for this register is shown in Figure 34. If the bit in this register corresponding to a particular interrupt source is set, any interrupts from that source are masked. These mask bits are exactly the same bits that are used in the individual control registers; that is, changing the state of a mask bit in this register also changes the state of the mask bit in the individual interrupt control register corresponding to the bit.

## **Control Registers**

These registers are the control words for all the internal interrupt sources. The format of these registers is shown in Figure 35. Each of the timers and both of the DMA channels have their own Control Register.

The bits of the Control Registers are encoded as follows:

PR<sub>x</sub>: three-bit encoded field indicating a priority level for the source; note that each source must be programmed at specified levels.

MSK: mask bit for the priority level indicated by PR<sub>x</sub> bits.

# **Interrupt Vector Register**

This register provides the upper five bits of the interrupt vector address. The format of this register is shown in Figure 36. The interrupt controller itself provides the lower three bits of the interrupt vector, as determined by the priority level of the interrupt request.

The format of the bits in this register is:

T<sub>x</sub>: five-bit field indicating the upper five bits of the vector address.

### **Priority-Level Mask Register**

This register indicates the lowest priority-level interrupt to be serviced.

The encoding of the bits in this register is:

M<sub>x</sub>: three-bit encoded field indication priority-level value. All levels of lower priority are masked.

0257525 0049614 530

Figure 35. Control Word Format

15 0 0 0 T4 ТЗ T2 T1 TΟ 0 0 0 0

13087D-037

0

LO

0

TMR0

13087D-035

0

PR0

13087D-036

0

13087D-034

Figure 36. Interrupt Vector Register Format

5 3 0 6 15 14 13 М2 М1 Мо 0 0 0 0 0 0 0

13087D-038

Figure 37. Priority Level Mask Register

# **Interrupt Status Register**

This register is defined as in Master Mode except that DHLT is not implemented (see Figure 25).

# Interrupt Controller and Reset

Upon RESET, the interrupt controller performs the following actions:

- 1. all SFNM bits reset to 0, implying Fully Nested Mode
- 2. all PR bits in the various control registers set to 1. This places all sources at lowest priority (level 111)
- 3. all LTM bits reset to 0, resulting in Edge-sense Mode

- 4. all Interrupt Service bits reset to 0
- 5. all Interrupt Request bits reset to 0
- 6. all MSK (Interrupt Mask) bits set to 1 (mask)
- 7. all C (Cascade) bits reset to 0 (non-cascade)
- all M (Priority Mask) bits set to 1, implying no levels masked
- 9. initialized to Master Mode.

## **Enhanced Mode Operation**

In Compatible Mode, the 80C186/C188 operates with all the features of the NMOS 80186/80188, with the exception of 8087 support (i.e., no numeric coprocessing is possible). Queue-Status information is still available for design purposes other than 8087 support.

80C186/80C188 Microprocessors

48

96400

All the Enhanced Mode features are completely masked when in Compatible Mode. A write to any of the Enhanced Mode registers has no effect, while a read does not return any valid data.

In Enhanced Mode, the 80C186/C188 operates with Power-Save, and DRAM refresh in addition to all the Compatible Mode features.

# **Entering Enhanced Mode**

This mode can be entered by tying the RESET output signal from the 80C186/C188 to the TEST input.

#### Queue-Status Mode

The Queue-status Mode is entered by strapping the  $\overline{\text{RD}}$  pin Low.  $\overline{\text{RD}}$  is sampled at RESET and if Low, the 80C186/C188 reconfigures the ALE and  $\overline{\text{WR}}$  pins to be QS0 and QS1, respectively. This mode is available on the 80C186/C188 in both Compatible and Enhanced Modes.

# **DRAM Refresh Control Unit Description**

The Refresh Control Unit (RCU) automatically generates DRAM refresh bus cycles. The RCU operates only in Enhanced Mode. After a programmable period of time, the RCU generates a memory read request to the BIU. If the address generated during a refresh bus cycle is within the range of a properly programmed chip select, that chip select is activated when the BIU executes the refresh bus cycle. The ready logic and wait states programmed for that region are also in force. If no chip select is activated, then external ready is automatically required to terminate the refresh bus cycle.

If the HLDA pin is active when a DRAM refresh request is generated (indicating a bus hold condition), then the 80C186/C188 deactivates the HLDA pin in order to perform a refresh cycle. The circuit external to the 80C186/C188 must remove the HOLD signal for at least one clock in order to execute the refresh cycle. The sequence of HLDA going inactive while HOLD is being held active can be used to signal a pending refresh request.

All registers controlling DRAM refresh may be read and written in Enhanced Mode. When the processor is operating in Compatible Mode, they are deselected and are therefore inaccessible. Some fields of these registers cannot be written and are always read as 0s.

# **DRAM Refresh Addresses**

The address generated during a refresh cycle is determined by the contents of the MDRAM register (see

Figure 38) and the contents of a 9-bit counter. Figure 39 illustrates the origin of each bit.

### Refresh Control Unit Programming and Operation

After programming the MDRAM and the CDRAM registers (see Figures 38 and 40), the RCU is enabled by setting the "E" bit in the EDRAM register (Figure 41). The clock counter (T8–T0 of EDRAM) is loaded from C8–C0 of CDRAM during T3 of the instruction cycle that sets the "E" bit. The clock counter is then decremented at each subsequent CLKOUT.

A refresh is requested when the value of the counter has reached 1 and the counter is reloaded from CDRAM. In order to avoid missing refresh requests, the value in the CDRAM register should always be at least 18 (12H). Clearing the "E" bit at anytime clears the counter and stop refresh requests, but does not reset the refresh address counter.

## **POWER-SAVE CONTROL**

# **Power-Save Operation**

The 80C186/C188, when in Enhanced Mode, can enter a power saving state by internally dividing the processor clock frequency by a programmable factor. This divided frequency is also available at the CLKOUT pin. The PDCON register contains the three-bit fields for selecting the clock division factor and the enable bit.

All internal logic, including the Refresh Control Unit and the timers, has their clocks slowed down by the division factor. To maintain a real time count or a fixed DRAM refresh rate, these peripherals must be reprogrammed when entering and leaving the Power-Save Mode.

The Power-Save Mode is exited whenever an interrupt is processed by automatically resetting the enable bit. If the Power-Save Mode is to be re-entered after serving the interrupt, the enable bit needs to be set in software before returning from the interrupt routine.

The internal clocks of the 80C186/C188 begin to be divided during the T3 state of the instruction cycle that sets the enable bit. Clearing the enable bit restores full speed in the T3 state of that instruction.

The AMD 80C186/C188 is a static design and as such has no minimum clock frequency.

🖿 0257525 00496l6 303 🖿

#### PRELIMINARY n 11 6 5 MDRAM: 15 14 13 12 0 0 М4 МЗ M2 М1 Mo 0 0 0 0 0 0 0 М5 M6 Offset E0H Bits 15-9: M6-M0 are address bits A19-A13 of the 20-bit memory refresh address. These bits should correspond to any chip select address to be activated for the DRAM partition. These bits are cleared to 0 at RESET. Bits 8-0: Reserved, read back as 0. 13087D-039 Figure 38. Memory Partition Register A5 A4 АЗ A2 A3 A2 A19 A18 A17 A16 A15 A14 A11 A10 Α9 CA1 CA0 0 CA8 CA7 CA6 CA5 CA4 CA3 CA2 1 М4 МЗ М2 M1 Мо 0 0 M6 М5 Bits defined by MDRAM Register.

Figure 39. Addresses Generated by RCU

CA8-CA0: Bits defined by refresh address counter. These bits change according to a linear/feedback shift register; they

12 10 0 15 13 11 14 CDRAM: 0 0 C8 C7 C6 C5 C4 СЗ C2 C1 Co 0 0 0 0 0 Offset E2H

Bits 15-9: Reserved, read back as 0.

Bits 8-0: C8-C0, clock divisor register, holds the number of CLKOUT cycles between each refresh request.

do not directly follow a binary count, but each value is achieved once.

13087D-041

13087D-040

Figure 40. Clock Pre-Scaler Register

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
EDRAM: Offset E4H	Е	0	0	0	0	0	0	T8	<b>T</b> 7	T6	T5	T4	T3	T2	T1	T0

Bit 15: Enable RCU, set to 0 on RESET.

Bits 14-9: Reserved, read back as 0.

Bits 8-0: T8-T0 refresh counter outputs. Read only.

13087D-042

Figure 41. Enable RCU Register

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PDCON: Offset F0H	E	0	0	0	0	0	0	0	0	0	0	0	0	F2	F1	F0

Bit 15: Enable Power-Save Mode. Set to 0 on RESET.

Bits 14-3: Reserved, read back as 0.

Bits 2–0: Clock Divisor Select.

**Divider Factor** F0 **Divider Factor** F2 F1 F0 F2 Divide by 32 0 0 0 Divide by 1 Divide by 64 0 0 Divide by 4 0 1 Divide by 8 Divide by 128 0 0 0 Divide by 256 Divide by 16 0

13087D-043

Figure 42. Power-Save Control Register

# **ONCE Test Mode**

To facilitate testing and inspection of devices when fixed into a target system, the 80C186/C188 has a test mode available that allows all pins to be placed in a high-impedance state. ONCE stands for "ON Circuit Emulation." When placed in this mode, the 80C186/C188 puts all pins in the high-impedance state until RESET.

The ONCE Mode is selected by typing the UCS and the UCS Low during RESET. These pins are sampled on the low-to-high transition of the RES pin. The UCS and UCS pins have weak internal pull-up resistors, similar to the RD and TEST pins, to guarantee normal operation.

■ 0257525 0049617 24T **■** 

80C186/80C188 Microprocessors




Figure 43a. A Typical 80C186 System

**--** 0257525 0049618 186 **--**

80C186/80C188 Microprocessors

13087D-044




Figure 43b. A Typical 80C188 System

0257525 0049619 012

80C186/80C188 Microprocessors

**ABSOLUTE MAXIMUM RATINGS** 

respect to ground ..... -1.0 V to +7.0 V Package power dissipation ...... 1 W Not to exceed the maximum allowable die temperature based on thermal resistance of the package.

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

# DC CHARACTERISTICS over operating ranges

 $T_{\text{A}}\!=0^{\circ}\text{C}$  to +70°C,  $T_{\text{A-IND}}\!=\!-40^{\circ}\text{C}$  to +85°C,  $V_{\text{CO}}\!=\!5$  V  $\pm10\%$ 

			Prelin	ninary	
Symbol	Parameter Description	Test Conditions	Min	Max	Unit
$V_{IL}$	Input Low Voltage (Except X1)		-0.5	0.2 V <sub>CC</sub> - 0.3	V
$V_{lL1}$	Clock Input Low Voltage (X1)		-0.5	0.6	V
V <sub>IH</sub>	Input High Voltage (Except X1, RES)		0.2 V <sub>CC</sub> + 0.9	V <sub>CC</sub> + 0.5	V
V <sub>IH1</sub>	Input High Voltage (RES)		3.0	V <sub>CC</sub> + 0.5	V
V <sub>IH2</sub>	Clock Input High Voltage (X1)		3.9	V <sub>CC</sub> + 0.5	V
V <sub>OL</sub>	Output Low Voltage	$I_{OL} = 2.5 \text{ mA } (\overline{S2} - \overline{S0})$ $I_{OL} = 2.0 \text{ mA } (\text{others})$		0.45	٧
$V_{OH}$	Output High Voltage	$I_{OH} \simeq -2.4 \text{ mA } @ 2.4$ V(4)	2.4	V <sub>cc</sub>	٧
		I <sub>OH</sub> = -200 μA @ V <sub>CC</sub> - 0.5	V <sub>CC</sub> -0.5	Vcc	٧
lcc	Power Supply Current	-			
	25 MHz, 0°C	$V_{CC} = 5.5 V^{(3)}$		125	mA
	20 MHz, 0°C	$V_{CC} = 5.5 V^{(3)}$		100	mA
	16 MHz, 0°C	$V_{CC} = 5.5 V^{(3)}$		80	mA
	12 MHz, 0°C	$V_{CC} = 5.5 V^{(3)}$		65	mA
	10 MHz, 0°C	$V_{CC} = 5.5 V^{(3)}$		50	mΑ
	DC, 0°C	$V_{CC} = 5.5 \text{ V}$		100	μА
l <sub>LI</sub>	Input Leakage Current @ 0.5 MHz	$0.45~V \leq V_{IN} \leq V_{CC}$		±10	μΑ
I <sub>LO</sub>	Output Leakage Current @ 0.5 MHz	$0.45 \text{ V} \le V_{\text{OUT}} \le V_{\text{CC}}^{(1)}$		±10	μА
$V_{CLO}$	Clock Output Low	I <sub>CLO</sub> = 4.0 mA		0.45	٧
V <sub>CHO</sub>	Clock Output High	l <sub>CHO</sub> = -500 μA	V <sub>CC</sub> -0.5		٧
C <sub>IN</sub>	Input Capacitance	@ 1 MHz <sup>(2)</sup>		10	pF
C <sub>IO</sub>	Output or I/O Capacitance	@ 1 MHz <sup>(2)</sup>		20	ρF

- Default priorities for the interrupt sources are used only if the user does not program each source to a unique priority level. Pins being floated during HOLD or by invoking the ONCE Mode.
   Characterization conditions are: a) Frequency = 1 MHz; b) Unmeasured pins at GND; c) V<sub>IN</sub> @ +5.0 V or 0.45 V. This
- parameter is not tested.
- Current is measured with the device in RESET with X1 and X2 driven and all other non-power pins open.
   RD/QSMD, UCS, LCS, MCS0, MCS1, LOCK, and TEST pins have internal pull-up devices. Loading some of these pins above l<sub>OH</sub> = -200 µA can cause the 80C186/C188 to go into alternative modes of operation.

# **Power Supply Current**

Current is linearly proportional to clock frequency and is measured with the device in RESET with X1 and X2 driven and all other non-power pins open.

Maximum current is given by  $I_{cc}$  = 5 mA  $\times$  freq. (MHz).

Typical current is given by  $l_{cc}$  (typical) = 3.5 mA × freq. (MHz). "Typicals" are based on a limited number of samples taken from early manufacturing lots measured at  $V_{cc}$  = 5 V and room temperature. "Typicals" are not guaranteed.




Figure 44. Icc versus Frequency

13087D-045

0257525 0049621 770 🚥



# **Parameter Number with Description**

Symbol Name	Parameter #	Parameter Description	Symbol Name	Parameter #	Parameter Description
t <sub>ARYCH</sub>	49	ARDY Resolution Trans. Setup Time	t <sub>CLDOX</sub>	30	Data Hold Time
tarychl	51	ARDY Inactive Holding Time	t <sub>CLDV</sub>	7	Data Valid Delay
tarylcl	52	ARDY Setup Time	t <sub>CLDX</sub>	2	Data in Hold (A/D)
t <sub>AVCH</sub>	14	Address Valid to Clock High	t <sub>CLHAV</sub>	62	HLDA Valid Delay
t <sub>AVLL</sub>	12	Address Valid to ALE Low	t <sub>CLLV</sub>	23	LOCK Valid/Invalid Delay
t <sub>AZRL</sub>	24	Address Float to RD Active	tclrh	27	RD Inactive Delay
t <sub>CH1CH2</sub>	45	CLKOUT Rise Time	t <sub>CLRL</sub>	25	RD Active Delay
t <sub>chck</sub>	38	CLKIN High Time	t <sub>CLRO</sub>	61	Reset Delay
t <sub>CHCL</sub>	44	CLKOUT High Time	t <sub>CLSH</sub>	4	Status Inactive Delay
t <sub>CHCSX</sub>	18	Chip-Select Inactive Delay	t <sub>CLSRY</sub>	48	SRDY Transition Hold Time
t <sub>CHCTV</sub>	22	Control Active Delay 2	t <sub>CLTMV</sub>	55	Timer Output Delay
t <sub>CHCV</sub>	64	Com. Lines Valid Delay (after Float)	t <sub>cvcTv</sub>	20	Control Active Delay 1
t <sub>chcz</sub>	63	Com. Lines Float Delay	tovotx	31	Control Inactive Delay
t <sub>CHDX</sub>	8	Status Hold Time	t <sub>CVDEX</sub>	21	DEN Inactive Delay
t <sub>CHLH</sub>	9	ALE Active Delay	t <sub>cxcsx</sub>	17	Chip-Select Hold from Com. Inactive
t <sub>CHLL</sub>	11	ALE Inactive Delay	t <sub>DVCL</sub>	1	Data in Setup (A/D)
t <sub>CHSV</sub>	3	Status Active Delay	t <sub>DXDL</sub>	19	DEN Inactive to DT/R Low
t <sub>CHQSV</sub>	56	Queue Status Delay	t <sub>HVCL</sub>	58	HOLD Setup
t <sub>CICO</sub>	41	CLKIN to CLKOUT Skew	t <sub>INVCH</sub>	53	INTx, NMI, TEST, TMR IN Setup Time
t <sub>CKHL</sub>	39	CLKIN Fall Time	t <sub>INVCL</sub>	54	DRQ0, DRQ1 Setup Time
t <sub>CKIN</sub>	36	CLKIN Period	t <sub>LHLL</sub>	10	ALE Width
t <sub>CKLH</sub>	40	CLKIN Rise Time	† <sub>LLAX</sub>	13	Address Hold from ALE Inactive
t <sub>CL2CL1</sub>	46	CLKOUT Fall Time	t <sub>RESIN</sub>	57	RES Setup
tCLARX	50	ARDY Active Hold Time	t <sub>RHAV</sub>	29	RD Inactive to Address Active
t <sub>CLAV</sub>	5	Address Valid Delay	t <sub>RHLH</sub>	28	RD Inactive to ALE High
t <sub>CLAX</sub>	6	Address Hold	t <sub>RLRH</sub>	26	RD Pulse Width
t <sub>CLAZ</sub>	15	Address Float Delay	tsrycl	47	SRDY Transition Setup Time
t <sub>CLCH</sub>	43	CLKOUT Low Time	twhDEX	35	WR Inactive to DEN Inactive
t <sub>CLCK</sub>	37	CLKIN Low Time	t <sub>WHDX</sub>	34	Data Hold after WR
t <sub>CLCL</sub>	42	CLKOUT Period	twhich	33	WR Inactive to ALE High
t <sub>CLCSV</sub>	16	Chip-Select Active Delay	t <sub>WLWH</sub>	32	WR Pulse Width

**0257525 0049622 607** 

# SWITCHING CHARACTERISTICS over COMMERCIAL operating range Major Cycle Timings (Read Cycle)

 $T_{\text{A}} = 0^{\circ}\text{C}$  to +70°C,  $V_{\text{CC}} = 5~\text{V} \pm \! 10\%$ 

					Preliminary	<u> </u>			<u> </u>
		Parameter	10 MHz		12 MHz		16 MHz		
#	Sym	Description	Min	Max	Min	Max	Min	Max	Unit
		g Requirements (listed more th	an once)						
1	tovol	Data in Setup (A/D)	15		15		15		ns
2	t <sub>CLDX</sub>	Data in Hold (A/D)	3		3		3		пѕ
		g Responses (listed more than	once)						
3	t <sub>CHSV</sub>	Status Active Delay	3	45	3	35	3	31	ns
4		Status Inactive Delay	3	46	3	35	3	30	ns
5	t <sub>CLSH</sub>	Address Valid Delay	3	44	3	36	3	33	ns
6	t <sub>CLAV</sub>	Address Hold	0		0		0		ns
7	t <sub>CLAX</sub>	Data Valid Delay	3	40	3	36	3	33	ns
	t <sub>CLDV</sub>	Status Hold Time	10		10		10		ns
8	t <sub>CHDX</sub>	ALE Active Delay		30	<u> </u>	25		20	ns
9	t <sub>CHLH</sub>	ALE Width	t <sub>CLCL</sub> -15 = 85	-	t <sub>CLCL</sub> -15 = 65		t <sub>CLCL</sub> -15 =		ns
10	t <sub>LHLL</sub>	ALE WIGHT	Teler 10 - 30		CLOL 11		47.5		
11	t <sub>CHLL</sub>	ALE Inactive Delay		30		25		20	ns
12	tAVLL	Address Valid to ALE Low*	t <sub>CLCH</sub> -18= 26		t <sub>CLCH</sub> -15 = 20		t <sub>CLCH</sub> -15 = 11.25		пѕ
13	t <sub>LLAX</sub>	Address Hold from ALE	t <sub>CHCL</sub> -15= 29		t <sub>CHCL</sub> -15 = 20		t <sub>CHCL</sub> -15 = 11.25		ns
14	tavch	Addr Valid to Clock High	0		0		0		ns
15	tclaz	Address Float Delay	t <sub>CLAX</sub> = 0	30	$t_{CLAX} = 0$	25	$t_{CLAX} = 0$	20	ns
16	tclcsv	Chip-Select Active Delay	3	42	3	33	3	30	ns
17	tcxcsx	Chip-Select Hold from Command Inactive*	t <sub>CLCH</sub> -10= 34		t <sub>CLCH</sub> -10= 25		t <sub>CLCH</sub> -10= 16.25		ns
18	t <sub>CHCSX</sub>	Chip-Select Inactive Delay	3	35	3	30	3	25	ns
19	t <sub>DXDL</sub>	DEN Inactive to DT/R Low*	0		0		0		ns
20	tevery	Control Active Delay 1**	3	44	3	37	3	31	ns
21	tcvdex	DEN Inactive Delay	3	44	3	37	3	31	ns
22	tchctv	Control Active Delay 2**	3	44	3	37	3	31	n:
23	tolly	LOCK Valid/Invalid Delay	3	40	3	37	3	35	n:
		onses (Read Cycle)							
24	t <sub>AZRL</sub>	Address Float to RD Active	0		0		0		п
25	tolar	RD Active Delay	3	44	3	37	3	31	n
26	t <sub>RLRH</sub>	RD Pulse Width	2t <sub>CLCL</sub> -30=		2t <sub>CLCL</sub> -25= 135		2t <sub>CLCL</sub> -25= 100		n
27	t <sub>CLRH</sub>	RD Inactive Delay	3	44	3	37	3	31	n
28	t <sub>RHLH</sub>	RD Inactive to ALE High*	t <sub>CLCH</sub> -14=		t <sub>CLCH</sub> -14= 21		t <sub>CLCH</sub> -14= 12.25		n
29	t <sub>RHAV</sub>	RD Inactive to Addr Active*	t <sub>CLCL</sub> -15= 85		t <sub>CLCL</sub> -15= 65		t <sub>CLCL</sub> -15= 47.50		r

# Notes:

**■** 0257525 0049623 543 **■** 

<sup>\*</sup>Equal Loading \*\*DEN, INTA, WR

<sup>^-</sup>UEN, INTA, WH All timings are measured at 1.5 V and 100 pF loading on CLKOUT unless otherwise noted. All output test conditions are with  $C_L=50$ –100 pF (10–25 MHz). For AC tests, input  $V_{\rm IL}=0.45$  V and  $V_{\rm IH}=2.4$  V, except at X1 where  $V_{\rm IH}=V_{\rm CC}-0.5$  V.



# SWITCHING CHARACTERISTICS over COMMERCIAL operating range (continued) **Major Cycle Timings (Read Cycle)**

 $T_A = 0$ °C to +70°C,  $V_{CC} = 5 \text{ V} \pm 10\%$ 


			Preliminary								
		Parameter	20 MHz		25 MHz		1				
#	Sym	Description	Min	Max	Min	Max	Unit				
Gei	neral Timi	ng Requirements (listed more th	an once)								
1	tovcl	Data in Setup (A/D)	10		10		ns				
2	tCLDX	Data in Hold (A/D)	3		3		ns				
Ger	neral Timi	ng Responses (listed more than	once)			·	<u> </u>				
3	t <sub>CHSV</sub>	Status Active Delay	3	25	3	23	ns				
4	t <sub>CLSH</sub>	Status Inactive Delay	3	25	3	23	ns				
5	tCLAV	Address Valid Delay	3	25	3	20	ns				
6	tCLAX	Address Hold	0		0		пѕ				
7	tCLDV	Data Valid Delay	3	25	3	20	ns				
8	tcHDX	Status Hold Time	10		10		ns				
9	tchlh	ALE Active Delay		20		18	ns				
10	t <sub>LHLL</sub>	ALE Width	t <sub>CLCL</sub> -15 = 35		$t_{CLCL}-13 = 27$		ns				
11	tCHLL	ALE Inactive Delay		20		18	ns				
12	t <sub>AVLL</sub>	Address Valid to ALE Low*	t <sub>CLCH</sub> -10 = 10		t <sub>CLCH</sub> -5 = 10		ns				
13	tLLAX	Address Hold from ALE Inactive*	t <sub>CHCL</sub> -10 = 10		t <sub>CHCL</sub> -10 = 5		ns				
14	tavch	Addr Valid to Clock High	0		0		ns				
15	tCLAZ	Address Float Delay	t <sub>CLAX</sub> = 0	17	t <sub>CLAX</sub> = 0	15	ns				
16	t <sub>CLCSV</sub>	Chip-Select Active Delay	3	25	3	20	ns				
17	tcxcsx	Chip-Select Hold from Command Inactive*	t <sub>CLCH</sub> -10=		t <sub>CLCH</sub> -10= 5		ns				
18	tchcsx	Chip-Select Inactive Delay	3	20	3	18	ns				
19	t <sub>DXDL</sub>	DEN Inactive to DT/R Low*	0		0		ns				
20	tcvctv	Control Active Delay 1**	3	22	3	18	ns				
21	tcvdex	DEN Inactive Delay	3	22	3	18	ns				
22	tchctv	Control Active Delay 2**	3	22	3	20	ns				
23	tCLLV	LOCK Valid/Invalid Delay	3	22	3	18	ns				
	ng Respo	nses (Read Cycle)									
24	tAZRL	Address Float to RD Active	0		0		ns				
25	t <sub>CLRL</sub>	RD Active Delay	3	27	3	24	ns				
26	t <sub>RLRH</sub>	RD Pulse Width	2t <sub>CLCL</sub> -20= 80		2t <sub>CLCL</sub> -15= 65		ns				
27	tclrh	RD Inactive Delay	3	25	3	18	ns				
28	<sup>†</sup> RHLH	RD Inactive to ALE High*	t <sub>CLCH</sub> -10=	1	t <sub>CLCH</sub> -5= 10		ns				
29	t <sub>RHAV</sub>	RD Inactive to Addr Active*	t <sub>CLCL</sub> -15= 35		t <sub>CLCL</sub> -10=30	$\dashv$	ns				

■ 0257525 0049624 48T **■** 

Notes: \*Equal Loading \*\*DEN, INTA, WR

All timings are measured at 1.5 V and 100 pF loading on CLKOUT unless otherwise noted. All output test conditions are with  $C_L = 50-100$  pF (10–25 MHz). For AC tests, input  $V_{IL} = 0.45$  V and  $V_{IH} = 2.4$  V, except at X1 where  $V_{IH} = V_{CC} - 0.5$  V.

# 80C186/80C188 Read-Cycle Waveforms



### Notes:

- 1. Status inactive in state preceding t<sub>4</sub>.
  2. If latched, A1 and A2 are selected instead of PCS5 and PCS6, only t<sub>CLCSV</sub> is applicable.

- For write cycle followed by read cycle.
   t<sub>1</sub> of next bus cycle.
   Changes in t-state preceding next bus cycle if followed by write.

0257525 0049625 316 📟



# SWITCHING CHARACTERISTICS over COMMERCIAL operating range (continued) **Major Cycle Timings (Write Cycle)**

 $T_A = 0$ °C to +70°C,  $V_{CC} = 5 \text{ V} \pm 10\%$ 


					Prelimin	ary			Γ
		Parameter	10 MH	z	12 MH	z	16 MH	z	i
#	Sym	Description	Min	Max	Min	Max	Min	Max	Unit
Genera	l Timing	Responses (listed more than once	9)		<u> </u>		<u> </u>		
3	t <sub>CHSV</sub>	Status Active Delay	3	45	3	35	3	31	ns
4	t <sub>CLSH</sub>	Status Inactive Delay	3	46	3	35	3	30	ns
5	t <sub>CLAV</sub>	Address Valid Delay	3	44	3	36	3	33	ns
6	t <sub>CLAX</sub>	Address Hold	0		0		0		ns
7	t <sub>CLDV</sub>	Data Valid Delay	3	40	3	36	3	33	ns
8	t <sub>CHDX</sub>	Status Hold Time	10		10		10	-	ns
9	t <sub>CHLH</sub>	ALE Active Delay		30		25		20	ns
10	t <sub>LHLL</sub>	ALE Width	t <sub>CLCL</sub> -15 = 85		t <sub>CLCL</sub> -15 = 65		t <sub>CLCL</sub> -15 = 47.5	Lo	ns
11	t <sub>CHLL</sub>	ALE Inactive Delay		30		25		20	ns ns
12	t <sub>AVLL</sub>	Address Valid to ALE Low*	t <sub>CLCH</sub> -18 = 26		t <sub>CLCH</sub> -15 = 20		t <sub>CLCH</sub> -15 =		ns
13	t <sub>LLAX</sub>	Address Hold from ALE Inactive*	t <sub>CHCL</sub> -15 = 29		t <sub>CHCL</sub> -15 = 20		t <sub>CHCL</sub> -15 = 11.25		ns
14	tavch	Addr Valid to Clock High	0		0		0		ns
16	t <sub>CLCSV</sub>	Chip-Select Active Delay	3	42	3	33	3	30	ns
17	t <sub>CXCSX</sub>	Chip-Select Hold from Command Inactive*	t <sub>CLCH</sub> -10= 34		t <sub>CLCH</sub> -10= 25		t <sub>CLCH</sub> 10= 16.25		пѕ
18	t <sub>chcs</sub> x	Chip-Select Inactive Delay	3	35	3	30	3	25	ns
19	t <sub>DXDL</sub>	DEN Inactive to DT/R Low*	0		0		0		ns
20	tcvctv	Control Active Delay 1**	3	44	3	37	3	31	ns
23	t <sub>CLLV</sub>	LOCK Valid/Invalid Delay	3	40	3	37	3	35	ns
Timing I	Respons	es (Write Cycle)							
30	t <sub>CLDOX</sub>	Data Hold Time	3		3		3		ns
31	t <sub>CVCTX</sub>	Control Inactive Delay**	3	44	3	37	3	31	ns
32	t <sub>WLWH</sub>	WR Pulse Width	2t <sub>CLCL</sub> -30 = 170		2t <sub>CLCL</sub> -25 = 135		2t <sub>CLCL</sub> -25 =		ns
33	t <sub>WHLH</sub>	WR Inactive to ALE High*	t <sub>CLCH</sub> -14 = 30		t <sub>CLCL</sub> -14 = 21		t <sub>CLCL</sub> -14 = 12.25		ns
34	t <sub>WHDX</sub>	Data Hold after WR	t <sub>CLCL</sub> -34 = 66		t <sub>CLCH</sub> -20 = 60		t <sub>CLCH</sub> -20 = 42.5		ns
35	t <sub>WHDEX</sub>	WR Inactive to DEN Inactive*	t <sub>CLCH</sub> -10 = 34		t <sub>CLCL</sub> -10 = 25		t <sub>CLCL</sub> -10 = 16,25		ns

# Notes:

All timings are measured at 1.5 V and 100 pF loading on CLKOUT unless otherwise noted.

All output test conditions are with  $C_L = 50-100 \text{ pF} (10-25 \text{ MHz})$ .

For AC tests, input  $V_{\rm IL} = 0.45$  V and  $V_{\rm IH} = 2.4$  V, except at X1 where  $V_{\rm IH} = V_{\rm CC} - 0.5$  V.



<sup>\*</sup>Equal Loading \*\*DEN, TNTA, WR

# SWITCHING CHARACTERISTICS over COMMERCIAL operating range (continued) **Major Cycle Timings (Write Cycle)**


 $T_A = 0$ °C to +70°C,  $V_{CC} = 5 \text{ V} \pm 10\%$ 

				Prelin	ninary		Ĺ
		Parameter	20 MHz		25 MHz		7
#	Sym	Description	Min	Max	Min	Max	Unit
		onses (listed more than once)					
3	t <sub>CHSV</sub>	Status Active Delay	3	25	3	23	ns
4	t <sub>CLSH</sub>	Status Inactive Delay	3	25	3	23	ns
5	CLAV	Address Valid Delay	3	25	3	20	ns
6	t <sub>CLAX</sub>	Address Hold	0		0		ns
7	t <sub>CLDV</sub>	Data Valid Delay	3	25	3	20	ns
8	t <sub>CHDX</sub>	Status Hold Time	10		10		ns
9	tchth	ALE Active Delay		20		18	ns
10	tihir	ALE Width	t <sub>CLCL</sub> -15 = 35		$t_{CLCL}$ -13 = 27		ns
11	t <sub>CHLL</sub>	ALE Inactive Delay		20		18	ns
12	tavil	Address Valid to ALE Low*	t <sub>CLCH</sub> -10 = 10		t <sub>CLCH</sub> -5 = 10		ns
13	t <sub>LLAX</sub>	Address Hold from ALE Inactive*	t <sub>CHCL</sub> -10 = 10		t <sub>CHCL</sub> -10 = 5		ns
14	tavch	Addr Valid to Clock High	0		0		ns
16	t <sub>CLCSV</sub>	Chip-Select Active Delay	3	25	3	20	ns
17	t <sub>cxcsx</sub>	Chip-Select Hold from Command Inactive*	t <sub>CLCH</sub> 10= 10		t <sub>CLCH</sub> -10= 5		ns
18	t <sub>CHCSX</sub>	Chip-Select Inactive Delay	3	20	3	18	ns
19	t <sub>DXDL</sub>	DEN Inactive to DT/R Low*	0		0		ns
20	tcvctv	Control Active Delay 1**	3	22	3	18	ns
23	t <sub>CLLV</sub>	LOCK Valid/Invalid Delay	3	22	3	18	пѕ
Timing F	lesponses (\	Write Cycle)					
30	t <sub>CLDOX</sub>	Data Hold Time	3		3		ns
31	tovotx	Control Inactive Delay**	3	22	3	20	ns
32	twwh	₩Ŕ Pulse Width	$2t_{CLCL} - 20 = 80$		$2t_{CLCL}-15=65$		ns
33	twHLH	WR Inactive to ALE High*	$t_{CLCL}-14=6$		$t_{CLCL} - 10 = 5$		ns
34	t <sub>WHDX</sub>	Data Hold after WR*	$t_{CLCH}-15=35$		$t_{CLCH}-10=30$		ns
35	twHDEX	WR Inactive to DEN Inactive*	t <sub>CLCL</sub> -10 = 10		t <sub>CLCL</sub> -5 = 10		ns


# Notes:

All timings are measured at 1.5 V and 100 pF loading on CLKOUT unless otherwise noted.

All output test conditions are with  $C_L$  = 50–100 pF (10–25 MHz). For AC tests, input  $V_{\rm IL}$  = 0.45 V and  $V_{\rm IH}$  = 2.4 V, except at X1 where  $V_{\rm IH}$  =  $V_{\rm CC}$  – 0.5 V.



<sup>\*</sup>Equal Loading \*\*DEN, TNTA, WR



# Notes:

- Notes:

  1. Status inactive in state preceding t<sub>a</sub>.

  2. If latched, A1 and A2 are selected instead of PCS5 and PCS6, only t<sub>CLCSV</sub> is applicable.

  3. For write cycle followed by read cycle.

- t<sub>1</sub> of next bus cycle,
   Changes in t-state preceding next bus cycle if followed by read, TNTA, or halt.

0257525 0049628 025

# SWITCHING CHARACTERISTICS over COMMERCIAL operating range (continued) Major Cycle Timings (Interrupt Acknowledge Cycle)

 $T_A = -40$ °C to +85°C,  $V_{\rm CC} = 5~V \pm 10\%$ 

					Preliminar	<del></del>			
		Parameter	10 MHz		12 MHz		16 MHz		
#	Sym	Description	Min	Max	Min	Max	Min	Max	Unit
80C1	86 Gener	al Timing Requirements (listed m	ore than once)						
1	t <sub>DVCL</sub>	Data in Setup (A/D)	15		15		15		ns
2	t <sub>CLDX</sub>	Data in Hold (A/D)	3		3		3		ns
80C1	86 Gener	al Timing Responses (listed more	e than once)						
3	t <sub>CHSV</sub>	Status Active Delay	3	45	3	35	3	31	ns
4	t <sub>CLSH</sub>	Status Inactive Delay	3	46	3	35	3	30	ns
5	t <sub>CLAV</sub>	Address Valid Delay	3	44	3	36	3	33	ns
6	t <sub>CLAX</sub>	Address Hold	0		0		0		ns
7	t <sub>CLDV</sub>	Data Valid Delay	3	40	3	36	3	33	ns
8	t <sub>CHDX</sub>	Status Hold Time	10		10		10		ns
9	t <sub>CHLH</sub>	ALE Active Delay		30		25		20	ns
10	tihil	ALE Width	t <sub>CLCL</sub> -15 = 85		t <sub>CLCL</sub> -15 = 65		t <sub>CLCL</sub> -15 = 47		ns
11	t <sub>CHLL</sub>	ALE Inactive Delay		30		25		20	ns
12	t <sub>AVLL</sub>	Address Valid to ALE Low*	t <sub>CLCH</sub> -18 = 26		t <sub>CLCH</sub> -15 = 20		t <sub>CLCH</sub> -15 = 11		ns
13	t <sub>LLAX</sub>	Address Hold from ALE Inactive*	t <sub>CHCL</sub> -15 = 29		t <sub>CHCL</sub> -15 = 20		t <sub>CHCL</sub> -15 =		ns
14	tavch	Addr Valid to Clock High	0		0		0		ns
15	t <sub>CLAZ</sub>	Address Float Delay	$t_{CLAX} = 0$	30	$t_{CLAX} = 0$	25	$t_{CLAX} = 0$	20	ns
19	t <sub>DXDL</sub>	DEN Inactive to DT/R Low*	0		0		0		ns
20	t <sub>CVCTV</sub>	Control Active Delay 1**	3	44	3	37	3	31	ns
21	t <sub>CVDEX</sub>	DEN Inactive Delay (Non-Write Cycles)	3	44	3	37	3	31	ns
22	t <sub>CHCTV</sub>	Control Active Delay 2**	3	44	3	37	3	31	ns
23	t <sub>CLLV</sub>	LOCK Valid/Invalid Delay	3	40	3	37	3	35	ns
31	tcvcTX	Control Inactive Delay**	3	44	3	37	3	31	ns

# Notes:

All timings are measured at 1.5 V and 100 pF loading on CLKOUT unless otherwise noted.

All output test conditions are with  $C_L = 50-100$  pF (12.5-25 MHz).

For AC tests, input  $V_{\rm IL}$  = 0.45 V and  $V_{\rm IH}$  = 2.4 V, except at X1 where  $V_{\rm IH}$  =  $V_{\rm CC}$  - 0.5 V.

■ 0257525 0049629 T61 **■** 

<sup>\*</sup>Equal Loading \*\*DEN, TNTA, WR



# SWITCHING CHARACTERISTICS over COMMERCIAL operating range (continued) Major Cycle Timings (Interrupt Acknowledge Cycle)

 $T_A = 0^{\circ} C$  to +70°C,  $V_{CC} = 5 \ V \pm 10\%$ 

				Prelin	ninary		
		Parameter	20 MHz		25 MHz		
#	Sym	Description	Min	Max	Min	Max	Unit
80C	186 Gene	ral Timing Responses (listed mo	re than once)		•		
1	tDVCL	Data in Setup (A/D)	10		10		ns
2	tCLDX	Data in Hold (A/D)	3		3		ns
80C	186 Gene	ral Timing Responses (listed mo	re than once)			-	
3	t <sub>CHSV</sub>	Status Active Delay	3	25	3	23	ns
4	tclsh	Status Inactive Delay	3	25	3	23	ns
5	<sup>‡</sup> CLAV	Address Valid Delay	3	25	3	20	ns
6	tCLAX	Address Hold	0		0		ns
7	t <sub>CLDV</sub>	Data Valid Delay	3	25	3	20	ns
8	t <sub>CHDX</sub>	Status Hold Time	10		10		ns
9	tCHLH	ALE Active Delay		20		18	ns
10	<sup>‡</sup> LHLL	ALE Width	t <sub>CLCL</sub> -15 = 35		t <sub>CLCL</sub> -13 = 27		ns
11	tCHLL	ALE Inactive Delay		20		18	ns
12	tAVLL	Address Valid to ALE Low*	t <sub>CLCH</sub> -10 = 10		t <sub>CLCH</sub> -5 = 10		ns
13	tLLAX	Address Hold from ALE Inactive*	t <sub>CHCL</sub> -10 = 10		t <sub>CHCL</sub> -10 = 5		ns
14	t <sub>AVCH</sub>	Addr Valid to Clock High	0		0		ns
15	tCLAZ	Address Float Delay	t <sub>CLAX</sub> = 0	17	t <sub>CLAX</sub> = 0	15	ns
19	† <sub>DXDL</sub>	DEN Inactive to DT/R Low*	0		0		ns
20	tcvctv	Control Active Delay 1**	3	22	3	18	ns
21	tcvdex	DEN Inactive Delay (Non-Write Cycles)	3	22	3	18	ns
22	tснстv	Control Active Delay 2**	3	22	3	20	ns
23	t <sub>CLLV</sub>	LOCK Valid/Invalid Delay	3	22	3	18	ns
31	tcvcTx	Control Inactive Delay**	3	22	3	20	ns

# Notes:


All timings are measured at 1.5 V and 100 pF loading on CLKOUT unless otherwise noted. All output test conditions are with  $C_L = 50-100 \text{ pF} (12.5-25 \text{ MHz})$ .

For AC tests, input  $V_{IL} = 0.45$  V and  $V_{IH} = 2.4$  V, except at X1 where  $V_{IH} = V_{CC} - 0.5$  V.

: 🖿 0257525 0049630 783 🖿

<sup>\*</sup>Equal Loading \*\*DEN, INTA, WR

# 80C186/80C188 Interrupt Acknowledge Cycle Waveforms



## Notes:

- Status inactive in state preceding t<sub>4</sub>

  The data hold time lasts only until TNTA goes inactive, even if the TNTA transition occurs prior to t<sub>CLDX</sub> (min).

  TNTA occurs one clock later in Slave Mode.
- For write cycle followed by interrupt acknowledge cycle.
- LOCK is active upon to of the first interrupt acknowledge cycle and inactive upon to of the second interrupt acknowledge cycle. Changes in t-state preceding next bus cycle if followed by write.

💻 0257525 0049631 61T 🖿

80C186/80C188 Microprocessors



# SWITCHING CHARACTERISTICS over COMMERCIAL operating range (continued) **Software Halt Cycle Timings**

 $T_{\text{A}} = 0^{\circ}\text{C}$  to 70°C,  $V_{\text{cc}} = 5~\text{V} \pm \! 10\%$ 

					Prelimina	ry			
		Parameter	10 MHz		12 MHz		16 MHz		1
#	Sym	Description	Min	Max	Min	Max	Min	Max	Unit
80C	186 Gene	ral Timing Responses (listed m	nore than once)			-L.		<u> </u>	<b></b>
3	t <sub>chsv</sub>	Status Active Delay	3	45	3	35	3	31	ns
4	t <sub>CLSH</sub>	Status Inactive Delay	3	46	3	35	3	30	ns
5	t <sub>CLAV</sub>	Address Valid Delay	3	44	. 3	36	3	33	ns
9	t <sub>CHLH</sub>	ALE Active Delay		30		25		20	ns
10	t <sub>LHLL</sub>	ALE Width	t <sub>CLCL</sub> -15 = 85		t <sub>CLCL</sub> -15 = 65		$t_{CLCL} - 15 = 47$		ns
11	t <sub>CHLL</sub>	ALE Inactive Delay		30		25		20	ns
19	t <sub>DXDL</sub>	DEN Inactive to DT/R Low*		0		0		0	ns
22	t <sub>CHCTV</sub>	Control Active Delay 2**	3	44	3	37	3	31	ns

		•		Prelin	ninary		
		Parameter	20 MHz		25 MHz		
#	Sym	Description	Min	Max	Min	Max	Unit
80C	186 Gene	ral Timing Responses (listed mo	re than once)				
3	t <sub>CHSV</sub>	Status Active Delay	3	29	3	25	ns
4	tcLSH	Status Inactive Delay	3	29	3	25	ns
5	t <sub>CLAV</sub>	Address Valid Delay	3	25	3	20	ns
9	t <sub>CHLH</sub>	ALE Active Delay	·· · · · · · · · · · · · · · · · · · ·	20		18	ns
10	t <sub>LHLL</sub>	ALE Width	t <sub>CLCL</sub> -15 = 35		t <sub>CLCL</sub> -13 = 27		ns
11	t <sub>CHLL</sub>	ALE Inactive Delay		20		18	ns
19	t <sub>DXDL</sub>	DEN Inactive to DT/R Low*	0	0	0		ns
22	t <sub>CHCTV</sub>	Control Active Delay 2**	3	22	3	20	ns

# Notes:


All timings are measured at 1.5 V and 100 pF loading on CLKOUT unless otherwise noted.

All output test conditions are with  $C_L = 50-100~\mathrm{pF}$  (12.5–25 MHz). For AC tests, input  $V_{iL} = 0.45~\mathrm{V}$  and  $V_{iH} = 2.4~\mathrm{V}$ , except at X1 where  $V_{iH} = V_{CC} - 0.5~\mathrm{V}$ .

: 🖿 0257525 0049632 556 🖿


<sup>\*</sup>Equal Loading \*\*DEN, TNTA, WR

# 80C186/80C188 Software Halt Cycle Waveforms



Note:
1. For write cycle followed by halt cycle.

# **Clock Waveforms**



0257525 0049633 492 📼



# SWITCHING CHARACTERISTICS over COMMERCIAL operating range (continued) Clock Timings $T_{A} = 0^{\circ}C + 70^{\circ}C, V_{CC} = 5 \text{ V} \pm 10\%$

			1		Prelimina	ry			Ī
		Parameter	10 MHz		12 MHz		16 MHz		1
#	Sym	Description	Min	Max	Min	Max	Min	Max	Unit
	(IN Requi suremen	rements ts taken with: external clock inpu	t to X1 and X2	not co	nnected (Float)		***		
36	t <sub>CKIN</sub>	CLKIN Period	50		40		31.25		ns
37	t <sub>CLCK</sub>	CLKIN Low Time 1.5 V <sup>(2)</sup>	20		16		13		ns
38	t <sub>CHCK</sub>	CLKIN High Time 1.5 V <sup>(2)</sup>	20		16		13		пѕ
39	t <sub>CKHL</sub>	CLKIN Fall Time 3.5 - 1.0 V		5		5		5	ns
40	tcklH	CLKIN Rise Time 1.0 – 3.5 V		5		5		5	ns
CLK	OUT Tim	ing			· · · · · · · · · · · · · · · · · · ·	L		·	1
41	t <sub>CICO</sub>	CLKIN to CLKOUT Skew		25		21	Í	17	ns
42	t <sub>CLCL</sub>	CLKOUT Period	100		80		62.5		ns
43	t <sub>CLCH</sub>	CLKOUT Low Time C <sub>L</sub> = 50pF <sup>(3)</sup>	0.5 t <sub>CLCL</sub> - 6 = 44		0.5 t <sub>CLCL</sub> - 5 = 35		0.5 t <sub>CLCL</sub> - 5 = 26.25		ns
		C <sub>L</sub> = 100pF <sup>(2)</sup>	0.5 t <sub>CLCL</sub> - 8 = 42		0.5 t <sub>CLCL</sub> - 7 = 33		0.5 t <sub>CLCL</sub> - 7 = 24.25		
44	t <sub>CHCL</sub>	CLKOUT High Time C <sub>L</sub> = 50 pF <sup>(3)</sup>	0.5 t <sub>CLCL</sub> - 6 = 44		0.5 t <sub>CLCL</sub> - 5 = 35		0.5 t <sub>CLCL</sub> - 5 = 26.25		ns
		C <sub>L</sub> = 100pF <sup>(4)</sup>	0.5 t <sub>CLCL</sub> 8 = 42		0.5 t <sub>CLCL</sub> - 7 = 33		0.5 t <sub>CLCL</sub> - 7 = 24.25		
45	t <sub>CH1CH2</sub>	CLKOUT Rise Time 1.0 – 3.5 V		10		10		10	ns
46	t <sub>CL2CL1</sub>	CLKOUT Fall Time 3.5 – 1.0 V		10	******	10		10	ns

				Prelin	ninary		
		Parameter	20 MHz		25 MHz		1
#	Sym	Description	Min	Max	Min	Max	Unit
	IN Requir	rements is taken with: external clock inpu	t to X1 and X2 not	conne	cted (Float).		
36	t <sub>CKIN</sub>	CLKIN Period	25		20		ns
37	t <sub>CLCK</sub>	CLKIN Low Time 1.5 V <sup>(2)</sup>	7		5		ns
38	t <sub>CHCK</sub>	CLKIN High Time 1.5 V <sup>(2)</sup>	8		5		ns
39	t <sub>CKHL</sub>	CLKIN Fall Time 3.5 –1.0 V		5		5	ns
40	tcklh	CLKIN Rise Time 1.0 - 3.5 V		5	. 700.	5	ns
CLK	OUT Tim	ing					
41	t <sub>cico</sub>	CLKIN to CLKOUT Skew		17		15	ns
42	t <sub>CLCL</sub>	CLKOUT Period	50		40		ns
43	toloh	CLKOUT Low Time C <sub>L</sub> = 50 pF <sup>(3)</sup>	0.5 t <sub>CLCL</sub> - 5= 20		$0.5 t_{CLCL} - 5 = 15$		ns
		$C_{L} = 100 \text{ pF}^{(2)}$	0.5 t <sub>CLCL</sub> - 7= 18		NA		
44	t <sub>CHCL</sub>	CLKOUT High Time $C_L = 50 \text{ pF}^{(3)}$	$0.5 t_{CLCL} - 5 = 20$		$0.5 t_{CLCL} - 5 = 15$		ns
		C <sub>L</sub> = 100 pF <sup>(4)</sup>	$0.5 t_{CLCL} - 7 = 18$		NA		1
45	t <sub>CH1CH2</sub>	CLKOUT Rise Time 1.0 - 3.5 V		8		8	ns
46	t <sub>CL2CL1</sub>	CLKOUT Fall Time 3.5 - 1.0 V		8		8	ns


Notes:

All timings are measured at 1.5 V and 100 pF loading on CLKOUT unless otherwise noted. All output test conditions are with  $C_l = 50-100$  pF (10-25 MHz). For AC tests, input  $V_{IL} = 0.45$  V and  $V_{IH} = 2.4$  V, except at X1 where  $V_{IH} = V_{CC} - 0.5$  V.

1.  $t_{CLCK}$  and  $t_{CHCK}$  (CLKIN Low and High times) should not have a duration less than 40% of  $t_{CKIN}$ . 2. Tested under worst case conditions:  $V_{CC} = 5.5$  V @ 25 MHz,  $T_A = 70^{\circ}$ C.

3. Not tested.

4. Tested under worst case conditions:  $V_{CC} = 4.5$  V @ 25 MHz,  $T_A = 0^{\circ}$ C.



# SWITCHING CHARACTERISTICS over COMMERCIAL operating range (continued) Ready, Peripheral, and Queue Status Timings

 $T_A = 0$ °C to +85°C,  $V_{CC} = 5 \text{ V} \pm 10\%$ 

	-				Prelimir	nary			
		Parameter	10 MF	iz	12 MHz		16 MHz		
#	Sym	Description	Min	Max	Min	Max	Min	Max	Unit
Rea	dy and Pe	ripheral Timing Requirements					-		
47	tsrycl	SRDY Transition Setup Time(1)	15		15		15		ns
48	tCLSRY	SRDY Transition Hold Time <sup>(1)</sup>	15		15		15		ns
49	<sup>t</sup> ARYCH	ARDY Res. Transition Setup Time <sup>(2)</sup>	15		15		15		ns
50	tCLARX	ARDY Active Hold Time <sup>(1)</sup>	15		15		15		ns
51	tARYCHL	ARDY Inactive Holding Time	15		15		15		ns
52	tARYLCL	ARDY Setup Time(1)	25		25		25		ns
53	tinvch	Peripheral Setup <sup>(2)</sup> : INTx, NMI, TMR IN, TEST/BUSY	15		15		15		ns
54	tINVCL	DRQ0, DRQ1 Setup Time <sup>(2)</sup>	15		15		15		ns
Peri	pheral and	Queue Status Timing Responses	5						
55	tCLTMV	Timer Output Delay		40		33		27	ns
56	tcHQSV	Queue Status Delay		37		32		30	ns

				Prelimin	nary		
		Parameter	20 MH	lz	25 MH	iz	•
#	Sym	Description	Min	Max	Min	Max	Unit
Rea	dy and Pe	ripheral Timing Requirements					
47	tsrycl	SRDY Transition Setup Time(1)	10		10		ns
48	tCLSRY	SRDY Transition Hold Time <sup>(1)</sup>	10		10		ns
49	tarych	ARDY Res. Transition Setup Time <sup>(2)</sup>	10		10		ns
50	tCLARX	ARDY Active Hold Time(1)	10		10		ns
51	tarychl	ARDY Inactive Holding Time	10		10		ns
52	t <sub>ARYLCL</sub>	ARDY Setup Time(1)	15		15		ns
53	tinvch	Peripheral Setup <sup>(2)</sup> : INTx, NMI, TMR IN, TEST/BUSY	10		10		пѕ
54	tinvcL	DRQ0, DRQ1 Setup Time <sup>(2)</sup>	10		10		ns
Peri	pheral and	d Queue Status Timing Response	es				
55	tCLTMV	Timer Output Delay		22		18	ns
56	tchasv	Queue Status Delay		23		18	ns

# Notes:


All timings are measured at 1.5 V and 100 pF loading on CLKOUT unless otherwise noted.

All output test conditions are with  $C_L$  = 50–100 pF (10–25 MHz). For AC tests, input  $V_{IL}$  = 0.45 V and  $V_{IH}$  = 2.4 V, except at X1 where  $V_{IH}$  =  $V_{CC}$  – 0.5 V.


To guarantee proper operation.
 To guarantee recognition at clock edge.

■ 0257525 0049635 265 ■

# Synchronous Ready (SRDY) Waveforms




# Asynchronous Ready (ARDY) Waveforms




■ 0257525 0049636 1T1 ■

# Peripheral and Queue Status Waveforms



# **RESET Waveforms**



**■** 0257525 0049637 038 **■** 



# SWITCHING CHARACTERISTICS over COMMERCIAL operating range (continued) **RESET and HOLD/HLDA Timings**

 $T_{A}$  = 0°C to +85°C,  $V_{\text{CC}}$  = 5 V  $\pm 10\%$ 

					Prelimir	nary			
		Parameter	10 MH	łz	12 MH	lz	16 MH	łz	1
#	Sym	Description	Min	Max	Min	Max	Min	Max	Unit
RES	ET and F	IOLD/HLDA Timing Requirements							
57	t <sub>RESIN</sub>	RES Setup	15		15		15		ns
58	t <sub>HVCL</sub>	HOLD Setup <sup>(1)</sup>	15		15		15		ns
15	tclaz	Address Float Delay	0	30	0	25	0	20	ns
5	t <sub>CLAV</sub>	Address Valid Delay	3	44	3	36	3	33	ns
RES	ET and H	IOLD/HLDA Timing Responses				<u> </u>	****		
61	t <sub>CLRO</sub>	Reset Delay		40		33		27	ns
62	t <sub>CLHAV</sub>	HLDA Valid Delay	3	40	3	33	3	25	ns
63	t <sub>CHCZ</sub>	Command Lines Float Delay		40		33		28	ns
64	t <sub>CHCV</sub>	Command Lines Valid Delay (after Float)		44		36		32	ns

				Prelimi	nary		
		Parameter	20 MF	iz	25 M	iz	1
#	Sym	Description	Min	Max	Min	Max	Unit
RES	ET and H	OLD/HLDA Timing Requirements				<del>-</del>	·
57	t <sub>RESIN</sub>	RES Setup	10		10		ns
58	t <sub>HVCL</sub>	HOLD Setup <sup>(1)</sup>	10		10		ns
15	t <sub>CLAZ</sub>	Address Float Delay	0	17	0	15	ns
5	t <sub>CLAV</sub>	Address Valid Delay	3	25	3	20	ns
RES	ET and H	OLD/HLDA Timing Responses					•
61	t <sub>CLRO</sub>	Reset Delay		22		18	ns
62	t <sub>CLHAV</sub>	HLDA Valid Delay	3	22	3	20	กร
63	toncz	Command Lines Float Delay		25	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	18	ns
64	t <sub>CHCV</sub>	Command Lines Valid Delay (after Float)		25		20	ns


**Notes:**All timings are measured at 1.5 V and 100 pF loading on CLKOUT unless otherwise noted.

All output test conditions are with  $C_L = 50-100 \ pF$  (10–25 MHz). For AC tests, input  $V_{IL} = 0.45 \ V$  and  $V_{IH} = 2.4 \ V$ , except at X1 where  $V_{IH} = V_{CC} - 0.5 \ V$ .


1. To guarantee recognition at next clock.



# 80C186/80C188 HOLD/HLDA Waveforms (Entering HOLD)



# 80C186/80C188 HOLD/HLDA Waveforms (Leaving HOLD)



**■** 0257525 0049639 900 **■** 

80C186/80C188 Microprocessors



#### SWITCHING CHARACTERISTICS over INDUSTRIAL operating range Major Cycle Timings (Read Cycle)

 $T_{\text{A-IND}} = -40^{\circ}\text{C}$  to +85°C,  $V_{\text{CC}} = 5~\text{V} \pm \! 10\%$ 

					Preliminar	у			T
		Parameter	10 MHz		12 MHz		16 MHz		1
#	Sym	Description	Min	Max	Min	Max	Min	Max	Unit
Gen	erai Timir	ng Requirements (listed more t	han once)						
1	t <sub>DVCL</sub>	Data in Setup (A/D)	15		15		15		ns
2	t <sub>CLDX</sub>	Data in Hold (A/D)	3		3		3		ns
Gen	eral Timir	ng Responses (listed more that	n once)						·
3	t <sub>CHSV</sub>	Status Active Delay	3	45	3	35	3	31	ns
4	t <sub>CLSH</sub>	Status Inactive Delay	3	46	3	35	3	30	ns
5	t <sub>CLAV</sub>	Address Valid Delay	3	44	3	36	3	33	ns
6	t <sub>CLAX</sub>	Address Hold	0		0		0		ns
7	t <sub>CLDV</sub>	Data Valid Delay	3	40	3	36	3	33	ns
8	t <sub>CHDX</sub>	Status Hold Time	10		10		10		ns
9	t <sub>CHLH</sub>	ALE Active Delay		30		25		20	ns
10	t <sub>LHLL</sub>	ALE Width	t <sub>CLCL</sub> -15 = 85		t <sub>CLCL</sub> -15 = 65		t <sub>CLCL</sub> -15 = 47.5		ns
11	t <sub>CHLL</sub>	ALE Inactive Delay		30		25		20	ns
12	t <sub>AVLL</sub>	Address Valid to ALE Low*	t <sub>CLCH</sub> -18 = 26		t <sub>CLCH</sub> -15 = 20		t <sub>CLCH</sub> -15 = 11.25		ns
13	t <sub>LLAX</sub>	Address Hold from ALE Inactive*	t <sub>CHCL</sub> -15 = 29		t <sub>CHCL</sub> -15 = 20		t <sub>CHCL</sub> -15 = 11.25		ns
14	tavch	Addr Valid to Clock High	0		0		0		ns
15	t <sub>CLAZ</sub>	Address Float Delay	t <sub>CLAX</sub> = 0	30	t <sub>CLAX</sub> = 0	25	t <sub>CLAX</sub> = 0	20	ns
16	t <sub>CLCSV</sub>	Chip-Select Active Delay	3	42	3	33	3	30	ns
17	tcxcsx	Chip-Select Hold from Command Inactive*	t <sub>CLCH</sub> -10= 34		t <sub>CLCH</sub> -10= 25		t <sub>CLCH</sub> -10= 16.25		ns
18	t <sub>CHCSX</sub>	Chip-Select Inactive Delay	3	35	3	30	3	25	ns
19	t <sub>DXDL</sub>	DEN Inactive to DT/R Low	0		0		0		ns
20	tcvctv	Control Active Delay 1**	3	44	3	37	3	31	ns
21	tcvdex	DEN Inactive Delay	3	44	3	37	3	31	ns
22	t <sub>CHCTV</sub>	Control Active Delay 2**	3	44	3	37	3	31	ns
23	t <sub>CLLV</sub>	LOCK Valid/Invalid Delay	3	40	3	37	3	35	ns
Timi	ng Respo	onses (Read Cycle)		•	-				
24	t <sub>AZRL</sub>	Address Float to RD Active	0		0		0		ns
25	t <sub>CLRL</sub>	RD Active Delay	3	44	3	37	3	31	ns
26	t <sub>RLRH</sub>	RD Pulse Width	2t <sub>CLCL</sub> -30= 170		2t <sub>CLCL</sub> -25= 135		2t <sub>CLCL</sub> -25≃ 100		ns
27	t <sub>CLRH</sub>	RD Inactive Delay	3	44	3	37	3	31	ns
28	t <sub>RHLH</sub>	RD Inactive to ALE High*	t <sub>CLCH</sub> -14= 30		t <sub>CLCH</sub> -14= 21		t <sub>CLCH</sub> -14= 12.25		ns
29	t <sub>RHAV</sub>	RD Inactive to Addr Active*	t <sub>CLCL</sub> -15= 85		t <sub>CLCL</sub> -15= 65		t <sub>CLCL</sub> -15= 47.5		ns

#### Notes:

**Notes:**\*Equal Loading
\*\*\*DEN, TNTA, WR


All timings are measured at 1.5 V and 100 pF loading on CLKOUT unless otherwise noted.

All output test conditions are with  $C_L = 50$ —100 pF (10—16 MHz).

For AC tests, input  $V_{IL} = 0.45$  V and  $V_{IH} = 2.4$  V, except at X1 where  $V_{IH} = V_{CC} - 0.5$  V.

**■** 0257525 0049640 622 **■** 

#### 80C186/80C188 Read-Cycle Waveforms



#### Notes:

- 1. Status inactive in state preceding t<sub>4</sub>.
  2. If latched, A1 and A2 are selected instead of PCS5 and PCS6, only t<sub>CLCSV</sub> is applicable.
  3. For write cycle followed by read cycle.
  4. t<sub>1</sub> of next bus cycle.
  5. Changes in t-state preceding next bus cycle if followed by write.

**257525 0049641 569** 



# SWITCHING CHARACTERISTICS over INDUSTRIAL operating range (continued) Major Cycle Timings (Write Cycle) $T_{A\text{-IND}} = -40\,^{\circ}\text{C}$ to $+85\,^{\circ}\text{C}$ , $V_{\text{cc}} = 5$ V $\pm 10\,^{\circ}\text{M}$

					Prelimina	ary			
İ		Parameter	10 MHz	!	12 MHz		16 MHz	<u>.</u>	
#	Sym	Description	Min	Max	Min	Max	Min	Max	Unit
Gener	al Timing	Responses (listed more than once	)						
3	t <sub>CHSV</sub>	Status Active Delay	3	45	3	35	3	31	ns
4	t <sub>CLSH</sub>	Status Inactive Delay	3	46	3	35	3	30	ns
5	t <sub>CLAV</sub>	Address Valid Delay	3	44	3	36	3	33	ns
6	tCLAX	Address Hold	0		0		0		ns
7	t <sub>CLDV</sub>	Data Valid Delay	3	40	3	36	3	33	ns
8	t <sub>CHDX</sub>	Status Hold Time	10		10		10		ns
9	tchlh	ALE Active Delay		30		25		20	ns
10	tunce	ALE Width	t <sub>CLCL</sub> -15 = 85		t <sub>CLCL</sub> -15 = 65		t <sub>CLCL</sub> -15 = 47		ns
11	t <sub>CHLL</sub>	ALE Inactive Delay		30		25		20	ns
12	t <sub>AVLL</sub>	Address Valid to ALE Low*	t <sub>CLCH</sub> -18 = 26		t <sub>CLCH</sub> -15 = 20		t <sub>CLCH</sub> -15 = 11		ns
13	t <sub>LLAX</sub>	Address Hold from ALE Inactive*	t <sub>CHCL</sub> -15 = 29		t <sub>CHCL</sub> 15 = 20		t <sub>CHCL</sub> -15 =		ns
14	tavch	Addr Valid to Clock High	0		0		0		ns
16	t <sub>CLCSV</sub>	Chip-Select Active Delay	3	42	3	33	3	30	ns
17	tcxcsx	Chip-Select Hold from Command Inactive*	t <sub>CLCH</sub> -10= 34		t <sub>CLCH</sub> -10= 25		t <sub>CLCH</sub> -10= 16		ns
18	t <sub>chcsx</sub>	Chip-Select Inactive Delay	3	35	3	30	3	25	пѕ
19	t <sub>DXDL</sub>	DEN Inactive to DT/R Low	0		0		0		ns
20	t <sub>CVCTV</sub>	Control Active Delay 1**	3	44	3	37	3	31	ns
23	t <sub>CLLV</sub>	LOCK Valid/Invalid Delay	3	40	3	37	3	35	ns
Timing	Respons	es (Write Cycle)							
30	t <sub>CLDOX</sub>	Data Hold Time	3		3		3		ns
31	t <sub>cvcTX</sub>	Control Inactive Delay**	3	44	3	37	3	31	ns
32	t <sub>WLWH</sub>	WR Pulse Width	2t <sub>CLCL</sub> -30 = 170		2t <sub>CLCL</sub> -25 = 135		2t <sub>CLCL</sub> -25 = 100		ns
33	t <sub>WHLH</sub>	WR Inactive to ALE High*	t <sub>CLCH</sub> -14 = 30		t <sub>CLCL</sub> -14 = 21		t <sub>CLCH</sub> -14 = 12.25		ns
34	t <sub>WHDX</sub>	Data Hold after WR*	t <sub>CLCL</sub> -34 = 66		t <sub>CLCH</sub> -20 = 60		t <sub>CLCH</sub> -20 = 42.5		ns
35	t <sub>WHDEX</sub>	WR Inactive to DEN Inactive*	t <sub>CLCH</sub> -10 = 34		t <sub>CLCL</sub> -10 = 25		t <sub>CLCL</sub> -10 = 16.25		ns

#### Notes:


All timings are measured at 1.5 V and 100 pF loading on CLKOUT unless otherwise noted. All output test conditions are with  $C_L = 50-100 \ pF$  (10–16 MHz).

For AC tests, input  $V_{IL}$  = 0.45 V and  $V_{IH}$  = 2.4 V, except at X1 where  $V_{IH}$  =  $V_{CC}$  - 0.5 V.

0257525 0049642 4T5 **=** 

<sup>\*</sup>Equal Loading

<sup>\*\*</sup>DEN, TNTA, WR



#### Notes:

- Status inactive in state preceding t<sub>e</sub>.
   If latched, A1 and A2 are selected instead of PCS5 and PCS6, only t<sub>CLCSV</sub> is applicable.
   For write cycle followed by read cycle.

- t<sub>1</sub> of next bus cycle.
   Changes in t-state preceding next bus cycle if followed by read, TNTA, or halt.

0257525 0049643 331 ==

80C186/80C188 Microprocessors

76



# SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (continued) Major Cycle Timings (Interrupt Acknowledge Cycle)

 $T_{A} = -40^{\circ} C$  to +85°C,  $V_{cc} = 5~V \pm 10\%$ 

					Prelimina	ry		_	
		Parameter	10 MHz		12 MHz		16 MHz		1
#	Sym	Description	Min	Max	Min	Max	Min	Max	Unit
80C	186 Gene	ral Timing Requirements (listed r	more than once	)	· · · ·		<u>.                                    </u>		
1	t <sub>DVCL</sub>	Data in Setup (A/D)	15		15		15		ns
2	t <sub>CLDX</sub>	Data in Hold (A/D)	3		3		3		ns
80C	186 Gene	ral Timing Responses (listed mo	re than once)		·			<u></u>	
3	t <sub>CHSV</sub>	Status Active Delay	3	45	3	35	3	31	пѕ
4	t <sub>CLSH</sub>	Status Inactive Delay	3	46	3	35	3	30	ns
5	t <sub>CLAV</sub>	Address Valid Delay	3	44	3	36	3	33	ns
6	t <sub>CLAX</sub>	Address Hold	0		0		0		ns
7	t <sub>CLDV</sub>	Data Valid Delay	3	40	3	36	3	33	ns
8	t <sub>CHDX</sub>	Status Hold Time	10		10		10		ns
9	t <sub>CHLH</sub>	ALE Active Delay		30		25		20	пѕ
10	t <sub>LHLL</sub>	ALE Width	t <sub>CLCL</sub> -15 = 85		t <sub>CLCL</sub> -15 = 65		t <sub>CLCL</sub> 15 = 47		ns
11	t <sub>CHLL</sub>	ALE Inactive Delay		30		25		20	ns
12	t <sub>AVLL</sub>	Address Valid to ALE Low*	t <sub>CLCH</sub> -18 = 26		t <sub>CLCH</sub> -15 =		t <sub>CLCH</sub> -15 =		ns
13	t <sub>LLAX</sub>	Address Hold from ALE Inactive*	t <sub>CHCL</sub> -15 = 29		t <sub>CHCL</sub> -15 = 20		t <sub>CHCL</sub> -15 =		ns
14	t <sub>avch</sub>	Addr Valid to Clock High	0		0		0		ns
15	t <sub>CLAZ</sub>	Address Float Delay	t <sub>CLAX</sub> = 0	30	t <sub>CLAX</sub> = 0	25	t <sub>CLAX</sub> = 0	20	ns
19	t <sub>DXDL</sub>	DEN Inactive to DT/R Low*	0		0		0		ns
20	t <sub>cvcTv</sub>	Control Active Delay 1**	3	44	3	37	3	31	ns
21	tovdex	DEN Inactive Delay (Non-Write Cycles)	3	44	3	37	3	31	ns
22	t <sub>CHCTV</sub>	Control Active Delay 2**	3	44	3	37	3	31	ns
23	t <sub>CLLV</sub>	LOCK Valid/Invalid Delay	3	40	3	37	3	35	ns
31	tcvctx	Control Inactive Delay**	3	44	3	37	5	31	ns

#### Notes:


All timings are measured at 1.5 V and 100 pF loading on CLKOUT unless otherwise noted. All output test conditions are with  $C_{\rm L}$  = 50–200 pF (10 MHz) and  $C_{\rm L}$  = 50–100 pF (12.5–20 MHz). For AC tests, input  $V_{\rm IL}$  = 0.45 V and  $V_{\rm IH}$  = 2.4 V, except at X1 where  $V_{\rm IH}$  =  $V_{\rm CC}$  – 0.5 V.

**■** 0257525 0049644 278 **■** 

<sup>\*</sup>Equal Loading

<sup>\*\*</sup>DEN, INTA, WR

## 80C186/80C188 Interrupt Acknowledge Cycle Waveforms



#### Notes:

- Notes:

  1. Status inactive in state preceding t<sub>4</sub>
  2. The data hold time lasts only until TNTA goes inactive, even if the TNTA transition occurs prior to t<sub>CLDX</sub> (min).
  3. TNTA occurs one clock later in Slave Mode.
  4. For write cycle followed by interrupt acknowledge cycle.
  5. LOCK is active upon t<sub>1</sub> of the first interrupt acknowledge cycle and inactive upon t<sub>2</sub> of the second interrupt acknowledge cycle.
  6. Changes in t-state preceding next bus cycle if followed by write.

**=** 0257525 0049645 104 **=** 



#### SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (continued) **Software Halt Cycle Timings**

 $T_A = -40$  °C to 85 °C,  $V_{cc} = 5 \text{ V} \pm 10\%$ 

					Prelimina	ry			
		Parameter	10 MHz		12 MHz		16 MHz		1
#	Sym	Description	Min	Max	Min	Max	Min	Max	Unit
80C	186 Gene	ral Timing Responses (listed m	nore than once)						
3	t <sub>CHSV</sub>	Status Active Delay	3	45	3	35	3	31	ns
4	t <sub>CLSH</sub>	Status Inactive Delay	3	46	3	35	3	30	ns
5	t <sub>CLAV</sub>	Address Valid Delay	3	44	3	36	3	33	ns
9	t <sub>CHLH</sub>	ALE Active Delay		30		25		20	ns
10	t <sub>LHCL</sub>	ALE Width	t <sub>CLCL</sub> -15 = 85		t <sub>CLCL</sub> -15 = 65		t <sub>CLCL</sub> -15 = 47		ns
11	t <sub>CHLL</sub>	ALE Inactive Delay		30		25		20	ns
19	t <sub>DXDL</sub>	DEN Inactive to DT/R Low*		0		0		0	ns
22	t <sub>CHCTV</sub>	Control Active Delay 2**	3	44	3	37	3	31	ns


#### Notes:

All timings are measured at 1.5 V and 100 pF loading on CLKOUT unless otherwise noted. All output test conditions are with  $C_L = 50-200 \text{ pF}$  (10 MHz) and  $C_L = 50-100 \text{ pF}$  (12.5-20 MHz). For AC tests, input  $V_{\rm IL} = 0.45$  V and  $V_{\rm IH} = 2.4$  V, except at X1 where  $V_{\rm IH} = V_{\rm CC} - 0.5$  V.

**257525 0049646 040** 


<sup>\*</sup>Equal Loading \*\*DEN, TNTA, WR

## 80C186/80C188 Software Halt Cycle Waveforms



Note:
1. For write cycle followed by halt cycle.

#### **Clock Waveforms**



0257525 0049647 T87 📟



#### SWITCHING CHARACTERISTICS over INDUSTRIAL operating range (continued) **Clock Timings**

 $T_{A-IND} = -40^{\circ}C$  to  $+85^{\circ}C$ ,  $V_{CC} = 5 \text{ V} \pm 10\%$ 

					Prelimina	ry			
		Parameter	10 MHz		12 MHz		16 MHz		1
#	Sym	Description	Min	Max	Min	Max	Min	Max	Unit
CLK Mea	(IN Requi	rements ts taken with: external clock inp	ut to X1 and X2 r	ot cor	nnected (Float)				
36	t <sub>CKIN</sub>	CLKIN Period	50		40		31.25		ns
37	t <sub>CLCK</sub>	CLKIN Low Time 1.5 V <sup>(2)</sup>	20		16		13	<del> </del>	ns
38	t <sub>CHCK</sub>	CLKIN High Time 1.5 V <sup>(2)</sup>	20		16		13	<b>†</b>	ns
39	t <sub>CKHL</sub>	CLKIN Fall Time 3.5 - 1.0 V		5		5		5	ns
40	t <sub>CKLH</sub>	CLKIN Rise Time 1.0 - 3.5 V		5		5		5	ns
CLK	OUT Tim	ing	•			J			<u> </u>
41	t <sub>cico</sub>	CLKIN to CLKOUT Skew		25		21		17	ns
42	t <sub>CLCL</sub>	CLKOUT Period	100		80		62.5		ns
43	t <sub>CLCH</sub>	CLKOUT Low Time C <sub>L</sub> = 50 pF <sup>(3)</sup>	0.5 t <sub>CLCL</sub> - 6 = 44		0.5 t <sub>CLCL</sub> - 5 = 35		0.5 t <sub>CLCL</sub> - 5 = 26.25		ns
		C <sub>L</sub> = 100 pF <sup>(2)</sup>	0.5 t <sub>CLCL</sub> - 8 = 42		0.5 t <sub>CLCL</sub> - 7 = 33		0.5 t <sub>CLCL</sub> - 7 = 24.25		1
44	t <sub>CHCL</sub>	CLKOUT High Time C <sub>L</sub> = 50 pF <sup>(3)</sup>	0.5 t <sub>CLCL</sub> - 6 = 44		0.5 t <sub>CLCL</sub> - 5 = 35		0.5 t <sub>CLCL</sub> 5 = 26.25		ns
		C <sub>L</sub> = 100 pF <sup>(4)</sup>	0.5 t <sub>CLCL</sub> - 8 = 42		0.5 t <sub>CLCL</sub> - 7 = 33		0.5 t <sub>CLCL</sub> - 7 = 24.25		
45	t <sub>CH1CH2</sub>	CLKOUT Rise Time 1.0 – 3.5 V		10		10		10	ns
46	t <sub>CL2CL1</sub>	CLKOUT Fall Time 3.5 – 1.0 V	1	10		10		10	ns

All timings are measured at 1.5 V and 100 pF loading on CLKOUT unless otherwise noted.

All output test conditions are with  $C_L = 50-100 \text{ pF} (10-16 \text{ MHz})$ .

- All output test conditions are with  $C_L = 50-100 \, \mathrm{pF} \, (10-16 \, \mathrm{MHz})$ .

  For AC tests, input  $V_{IL} = 0.45 \, \mathrm{V}$  and  $V_{IH} = 2.4 \, \mathrm{V}$ , except at X1 where  $V_{IH} = V_{CC} 0.5 \, \mathrm{V}$ .

  1.  $t_{CLCK}$  and  $t_{CHCK}$  (CLKIN Low and High times) should not have a duration less than 40% of  $t_{CKIN}$ .

  2. Tested under worst case conditions:  $V_{CC} = 5.5 \, \mathrm{V} \, (2000 \, \mathrm{MHz})$ ,  $T_{A} = 70^{\circ} \, \mathrm{C}$ .

  3. Not tested.

  4. Tested under worst case conditions:  $V_{CC} = 4.5 \, \mathrm{V} \, (2000 \, \mathrm{MHz})$ ,  $T_{A} = 0^{\circ} \, \mathrm{C}$ .

  5. To guarantee proper operation.

  6. To guarantee recognition at clock edge.

  7. To guarantee recognition at next clock.

**■ 0257525 0049648 913 ■** 

#### SWITCHING CHARACTERISTICS over INDUSTRIAL operating range (continued) Ready, Peripheral, and Queue Status Timings

 $T_{\text{A-IND}} = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ,  $V_{\text{CC}} = 5 \text{ V} \pm 10\%$ 

					Prelimir	nary			
		Parameter	10 MH	z	12 MF	lz	16 MH	łz	
#	Sym	Description	Min	Max	Min	Max	Min	Max	Unit
Read	dy and Pe	ripheral Timing Requirements							
47	t <sub>SRYCL</sub>	SRDY Transition Setup Time <sup>(5)</sup>	15		15		15		ns
48	t <sub>CLSRY</sub>	SRDY Transition Hold Time <sup>(5)</sup>	15		15		15		ns
49	tarych	ARDY Res. Transition Setup Time <sup>(6)</sup>	15		15		15		ns
50	t <sub>CLARX</sub>	ARDY Active Hold Time <sup>(5)</sup>	15		15		15		ns
51	t <sub>ARYCHL</sub>	ARDY Inactive Holding Time	15		15		15		ns
52	tarylcl	ARDY Setup Time <sup>(5)</sup>	25		25		25		ns
53	t <sub>INVCH</sub>	Peripheral Setup <sup>(6)</sup> : INTx, NMI, TMR IN, TEST/BUSY	15		15		15		ns
54	t <sub>INVCL</sub>	DRQ0, DRQ1 Setup Time <sup>(6)</sup>	15		15		15		ns
Peri	pheral an	d Queue Status Timing Responses	3						
55	t <sub>CLTMV</sub>	Timer Output Delay		40		33		27	ns
56	t <sub>CHQSV</sub>	Queue Status Delay		37		32		30	ns

All timings are measured at 1.5 V and 100 pF loading on CLKOUT unless otherwise noted.


All output test conditions are with  $C_L = 50-100 \text{ pF} (10-16 \text{ MHz})$ .

For AC tests, input  $V_{IL} = 0.45$  V and  $V_{IH} = 2.4$  V, except at X1 where  $V_{IH} = V_{CC} - 0.5$  V.


- t<sub>CLCK</sub> and  $t_{CHCK}$  (CLKIN Low and High times) should not have a duration less than 40% of  $t_{CKIN}$ . Tested under worst case conditions:  $V_{CC}$ =5.5 V @ 16 MHz,  $T_A$ =70° C.
- Not tested.
- Tested under worst case conditions:  $V_{CC}$ =4.5 V @ 16 MHz,  $T_A$  =0°C.
- To guarantee proper operation.
   To guarantee recognition at clock edge.
   To guarantee recognition at next clock.

0257525 0049649 85T 📟

#### Synchronous Ready (SRDY) Waveforms




#### Asynchronous Ready (ARDY) Waveforms




0257525 0049650 571

## Peripheral and Queue Status Waveforms



#### **RESET Waveforms**



**■** 0257525 0049651 408 **■** 



#### SWITCHING CHARACTERISTICS over INDUSTRIAL operating range (continued) **RESET and HOLD/HLDA Timings**

 $T_{\text{A-IND}} = -40^{\circ}\text{C}$  to +85°C,  $V_{\text{CO}} = 5 \text{ V} \pm \! 10\%$ 

			L		Prelimi	nary			
		Parameter	10 MF	lz	12 MI	łz	16 MH	łz	1
#	Sym	Description	Min	Max	Min	Max	Min	Max	Unit
RES	ET and F	IOLD/HLDA Timing Requirements				<del></del>	-		
57	t <sub>RESIN</sub>	RES Setup	15		15		15		пѕ
58	t <sub>HVCL</sub>	HOLD Setup <sup>(7)</sup>	15		15		15		ns
15	t <sub>CLAZ</sub>	Address Float Delay	0	30	0	25	0	20	ns
5	t <sub>CLAV</sub>	Address Valid Delay	3	44	3	36	3	33	ns
RES	ET and H	OLD/HLDA Timing Requirements				— I.,			
61	t <sub>CLRO</sub>	Reset Delay		40		33		27	ns
62	t <sub>CLHAV</sub>	HLDA Valid Delay	3	40	3	33	3	25	ns
63	t <sub>CHCZ</sub>	Command Lines Float Delay		40		33		28	ns
64	t <sub>cHCV</sub>	Command Lines Valid Delay (after Float)		44		36		32	ns

#### Notes:

All timings are measured at 1.5 V and 100 pF loading on CLKOUT unless otherwise noted.

All output test conditions are with  $C_L = 50-100 \text{ pF} (10-16 \text{ MHz})$ .


For AC tests, input  $V_{iL}$  = 0.45 V and  $V_{iH}$  = 2.4 V, except at X1 where  $V_{iH}$  =  $V_{CC}$  - 0.5 V.

- 1.  $t_{CLCK}$  and  $t_{CHCK}$  (CLKIN Low and High times) should not have a duration less than 40% of  $t_{CKIN}$ . 2. Tested under worst case conditions:  $V_{CC} = 5.5 \text{ V}$  @ 16 MHz,  $T_A = 70^{\circ} \text{ C}$ . 3. Not tested.


- Tested under worst case conditions: V<sub>CC</sub>
   To guarantee proper operation.
   To guarantee recognition at clock edge.
   To guarantee recognition at next clock. Tested under worst case conditions:  $V_{CC} = 4.5 \text{ V} @ 16 \text{ MHz}$ ,  $T_A = 0^{\circ} C$ .

0257525 0049652 344 🖿

#### 80C186/80C188 HOLD/HLDA Waveforms (Entering HOLD)



## 80C186/80C188 HOLD/HLDA Waveforms (Leaving HOLD)



**■** 0257525 0049653 280 **■** 



# EXPLANATION OF THE SWITCHING SYMBOLS

Each timing symbol has from five to seven characters. The first character is always a "t" (stands for time). The other characters, depending on their positions, stand for the name of a signal or the logical status of that signal. The following is a list of all the characters and what they stand for.

Α	Address
ARY	Asynchronous Ready Input
С	Clock Output
CK	Clock Input
CS	Chip Select
CT	Control (DT/R, DEN )
D	Data Input
DE	DEN
Н	Logic Level High
IN	Input (DRQ0, TIM0 )
L	Logic Level Low or ALE
0	Output
QS	Queue Status (QS1, QS2)
R	RD Signal, RESET Signal
S	Status (S2, S1, S0)
SRY	Synchronous Ready Input
V	Valid
W	WR Signal
Χ	No Longer a Valid Logic Level
Z	Float

#### Examples:

t<sub>cLAV</sub>—Time from Clock Low to Address Valid t<sub>cHLH</sub>—Time from Clock High to ALE High t<sub>cLCSV</sub>—Time from Clock Low to Chip Select Valid

#### 80C186/C188 EXECUTION TIMINGS

A determination of 80C186/C188 program execution timing must consider bus cycles necessary to prefetch instructions, as well as the number of execution unit cycles necessary to execute instructions. The following instruction timings represent the minimum execution time in clock cycles for each instruction. The timings given are based on the following assumptions:

- The opcode, along with any data or displacement required for execution of a particular instruction, has been prefetched and resides in the queue at the time it is needed.
- No wait states or bus HOLDs occur.
- All word-data is located on even-address boundaries (80C186 only).


All jumps and calls include the time required to fetch the opcode of the next instruction at the destination address.

All instructions that involve memory access can require one or two additional clocks above the minimum timings shown due to the asynchronous handshake between the bus interface unit (BIU) and execution unit.

With a 16-bit BIU, the 80C186 has sufficient bus performance to ensure that an adequate number of prefetched bytes reside in the queue most of the time. Therefore, actual program execution time is not substantially greater than that derived from adding the instruction timings shown.


The 80C188 8-bit BIU is noticeably limited in its performance relative to the execution unit. A sufficient number of prefetched bytes may not reside in the prefetch queue much of the time. Therefore, actual program execution time will be substantially greater than that derived from adding the instruction timings shown.

#### Waveforms (continued)




13087D-046

Figure 45. Capacitive Derating Curve for Typical Output Delay



13087D-047

Figure 46. TTL Voltage Level Rise and Fall Times for Output Buffers



13087D-048

Figure 47. CMOS Voltage Level Rise and Fall Times for Output Buffers

**■** 0257525 0049655 053 **■** 

## 80C186 INSTRUCTION SET SUMMARY

Function	Format				Clock Cycles	Comment
DATA TRANSFER MOV = Move:						
Register to register/memory	1000100w	mod reg r/m			2/12	
Register/memory to register	1000101w	mod reg r/m			2/9	
Immediate to register/memory	1100011w	mod 0 0 0 r/m	data	data if w = 1	12–13	8/16 bit
Immediate to register	1 0 1 1 w reg	data	data if w = 1		3-4	8/16 bit
Memory to accumulator	1010000w	addr-low	addr-high		8	G 10 0K
Accumulator to memory	1010001w	addr-low	addr-high		9	
Register/memory to segment register	10001110	mod 0 reg r/m		ļ	2/9	
Segment register to register/memory	10001100	mod 0 reg r/m	1		2/11	
PUSH = Push:			,		J	
Memory	11111111	mod 1 1 0 r/m			16	
Register	01010reg		4		10	
Segment register	0 0 0 reg 1 1 0				9	
immediate*	011010s1	data	data if s = 0		10	
PUSHA = Push All*	01100000				36	
POP = Pop:			1			}
Memory	10001111	mod 0 0 0 r/m			20	
Register	0 1 0 1 1 reg				10	
Segment register	000 reg 1 1 1	(reg ≠ 01)			В	
POPA = Pop All*	01100001				51	
XCHG = Exchange:						
Register/memory with register	1000011w	mod reg r/m			4/17	
Register with accumulator	1 0 0 1 0 reg				3	
N = Input from:					1	
Fixed part	1110010w	port			10	
/ariable port	1110110w				8	
OUT = Output to:	· · · · ·					
Fixed port	1110011w	port			9	
/ariable port	1110111w				7	
(LAT = Translate byte to AL	11010111				11	
.EA = Load EA to register	10001101	mod reg r/m			6	
.DS = Load pointer to DS	11000101	mod reg r/m	(mod ≠ 11)		18	
.ES = Load pointer to ES	11000100	mod reg r/m	(mod ≠ 11)		18	
AHF = Load AH with flags	10011111				2	
SAHF = Store AH into flags	10011110				3	
PUSHF = Push flags	10011100				9	
POPF = Pop flags	10011101				В	

**■** 0257525 0049656 T9T **■** 

Note: \*Indicates instructions not available in 8086 or 8088 microsystems.

#### PRELIMINARY

## 80C186 INSTRUCTION SET SUMMARY (continued)

Function	Format				Clock Cycles	Comment
DATA TRANSFER (continued)				-		
SEGMENT = Segment Override: CS	00101110				2	
	00110110				2	
38	00111110				2	
DS	00117110				2	
ES	00100110				Ì	
ARITHMETIC: ADD = Add:						
Reg/memory with register to either	000000dw	mod reg r/m			3/10	
Immediate to register/memory	100000sw	mod 0 0 0 r/m	data	data if s w = 01	4/16	
Immediate to accumulator	0000010w	data	data if w = 1		3/4	8/16 bit
ADC = Add with carry:		mod reg r/m			3/10	
Reg/memory with register to either	000100dw		data	data if s w = 01	4/16	
Immediate to register/memory	100000sw	mod 0 1 0 r/m	data if w = 1	data ii s w = 01	3/4	8/16 bit
Immediate to accumulator	0001010w	data	data ii w = i	ļ		ļ
INC =Increment:		mod 0 0 0 r/m	1		3/15	1
Register/memory	1111111W	mod 0 0 0 mm	,		3	ľ
Register	0 1 0 0 0 reg					İ
SUB =Subtract: Reg/memory and register to either	001010dw	mod reg r/m			3/10	
Immediate from register/memory	100000sw	mod 1 0 1 r/m	data	data if s w = 1	4/16	
Immediate from accumulator	00010110w	data	data if w = 1		3/4	8/16 bit
				. ·		
SBB = Subtract with borrow: Reg/memory and register to either	000110dw	mod reg r/m	]		3/10	1
Immediate from register/memory	100000sw	mod 0 1 1 r/m	data	data if s w = 01	4/16	
Immediate from accumulator	0001110w	data	data if w = 1		3/4	8/16 bit
			L	.]		
DEC = Decrement: Register/memory	1111111W	mod 0 0 1 r/m	1		3/15	
Register	01001reg		J		3	
	L	J				
CMP = Compare: Register/memory with register	0011101w	mod reg r/m			3/10	
Register with register/memory	0011100w	mod reg r/m			3/10	
Immediate with register/memory	100000sw	mod 1 1 1 r/m	data	data if s w = 01	3/10	
Immediate with accumulator	0011110w	data	data if w = 1		3/4	8/16 b
NEG = Change sign register/memor	y 1111011w	mod 0 1 1 r/m		<b></b>	3/10	
AAA = ASCII adjust for add	00110111	ļ	_		8	
DAA = Decimal adjust for add	00100111	1			4	1
AAS = ASCII adjust for subtract	00111111	1			7	
DAS = Decimal adjust for subtract	00101111	1			4	
MUL = Multiply (unsigned)	1111011W	mod 1 0 0 r/m	7			
Register-Byte Register-Word Memory-Byte Memory-Word		1	_		26-28 35-37 32-34 41-43	

**■** 0257525 0049657 926 **■** 

# **■■** 0257525 0049658 862

## 80C186 INSTRUCTION SET SUMMARY (continued)

Function	Format			· <del></del>	Clock Cycles	Comment
ARITHMETIC (continued)	T		7			
IMUL = Integer multiply (signed)	1111011w	mod 1 0 1 r/m				ĺ
Register-Byte Register-Word Memory-Byte Memory-Word					25-28 34-37	
Memory-Word					31–34 40–43	
IMUL = Integer Immediate multiply (signed)*	011010s1	mod reg r/m	data	data if s = 0	22-25/ 29-32	
DIV = Divide (unsigned)	1111011w	mod 1 1 0 r/m	7			
Register-Byte Register-Word		-	_		29	
Memory-Byte Memory-Word					38 35	
IDIV = Integer divide (signed)	1111011w	mod 1 1 1 r/m	7		44	
Register-Byte Register-Word		11100 1 1 1 1/11				
Register-Word Memory-Byte					44–52 53–61	
Memory-Byte Memory-Word					5058 5967	
AAM = ASCII adjust for multiply	11010100	00001010	٦		19	
AAD = ASCII adjust for divide	11010101	00001010	-		15	
CBW = Convert byte to word	10011000	<del>                                       </del>			2	
CWD = Convert word to double word	10011001	1			4	
LOGIC	L	J			1 ⁴	
Shift/Rotate Instructions:		T	_			
Register/Memory by 1	1101000w	mod TTT r/m	1		2/15	
Register/Memory by CL	1101001w	mod TTT r/m	1		5 + n/17 + n	
Register/Memory by Count*	1100000w	mod TTT r/m	count	1	5+n/17+n	
		TTT	Instruction	J		
		000 001	ROL ROR			
		010	RCL			
		011 100	RCR SHL/SAL			
		101 111	SHR SAR			
AND = And:			OAN			
Reg/memory and register to either	001000dw	mod reg r/m	]		3/10	
mmediate to register/memory	1000005w	mod 1 0 0 r/m	data	data if w = 1	4/16	
mmediate to accumulator	0010010w	data	data if w = 1		3/4	8/16 bit
TEST = And function to flags, no result:		-	<del></del>	ı		
Register/memory and register	1000010w	mod reg r/m	]		3/10	
mmediate data and register/memory	1111011w	mod 0 0 0 r/m	data	data if w = 1	4/10	
mmediate data and accumulator	1010100w	data	data if w = 1		3/4	8/16 bit
OR = Or:				ı	]	}
Reg/memory and register to either	000010dw	mod reg r/m	Ì		3/10	
mmediate to register/memory	1000005w	mod 0 0 1 r/m	data	data if w = 1	4/16	
mmediate to accumulator	0000110w	data	data if w = 1		3/4	8/16 bit
(OR = Exclusive or:			·	I	1	
Reg/memory and register to either	001100dw	mod reg r/m	1		3/10	
mmediate to register/memory	1000005w	mod 1 1 0 r/m	data	data if w = 1	4/16	
mmediate to accumulator	0011010w	data	data if w = 1		3/4	8/16 bit
IOT = Invert register/memory:	1111011w	mod 0 1 0 r/m		ļ	1	0/10/0/(
		50 0 1 0 1/111	l		3/10	ĺ

<sup>\*</sup>Indicates instructions not available in 8086 or 8088 microsystems.

# AMD PRELIMINAR 80C186 INSTRUCTION SET SUMMARY (continued)

Function	Format				Clock Cycles	Comment
STRING MANIPULATION:						
MOVS = Move byte/word	1010010w				14	
CMPS = Compare byte/word	1010011w				22	
SCAS = Scan byte/word	1010111W				15	
LODS = Load byte/wd to AL/AX	1010110w				12	
STOS = Store byte/wd from AL/A	1010101w				10	]
INS = Input byte/wd from DX port*	0110110w				14	
OUTS = Output byte/wd to DX port*	0110111W	i			14	
Repeated by count in CX (REP/REPE/F	REPZ/PEPNE/PEPN	NZ)				
MOVS = Move string	11110010	1010010w			8 + 8n	
CMPS = Compare string	1111001z	1010011w			5 + 22n	
SCAS = Scan string	1111001z	1010111w			5 + 15n	
LODS = Load string	11110010	1010110w			6 + 11n	
STOS = Store string	11110010	1010101W			6 + 9n	1
INS = Input string*	11110010	0110110w			8 + 8n	İ
OUTS = Output string*	11110010	0110111W			8 + 8n	ł
CONTROL TRANSFER CALL = Call:						
Direct within segment	11101000	disp-low	disp-high		15	
Register memory indirect within segment	11111111	mod 0 1 0 r/m			13/19	
Direct intersegment	10011010	segment o	offset		23	
		segment s	elector			
Indirect intersegment	1111111	mod 0 1 1 r/m	(mod ≠ 11)	•	38	
JMP = Unconditional jump:			1			1
Short/long	11101011	disp-low		1	14	
Direct within segment	11101001	disp-low	disp-high	ļ	14	1
Register/mem indirect within segment	11111111	mod 1 0 0 r/m		•	11/17	
Direct intersegment	11101010	segment	offset	1	14	
		segment s	selector	]	1	
Indirect intersegment	11111111	mod 1 0 1 r/m	(mod ≠ 11)		26	
RET = Return from CALL:		٦			16	
Within segment	11000011			1	1	
Within seg adding immed to SP	11000010	data-low	data-high	J	18	
Intersegment	11001011			7	22	
Intersegment adding immediate to SP	11001010	data-low	data-high	_	25	

<sup>\*</sup>Indicates instructions not available in 8086 or 8088 microsystems.

**■ 0257525 0049659 7T9 ■** 

Function	Format		_	Clock Cycles	Comment
CONTROL TRANSFER (continued)					<del>                                     </del>
JE/JZ = Jump on equal zero	01110100	disp	7	4/13	ŀ
JL/JNGE = Jump on less/ not greater or equal	01111100	disp	Ī	4/13	İ
JLE/JNG = Jump on less/ or equal not greater	01111110	disp	<u>.</u> ]	4/13	
JB/JNAE = Jump on below/ not above or equal	01110010	disp	, ]	4/13	
JBE/JNA = Jump on below or equal/not above	01110110	disp	, 1		
JP/JPE = Jump on parity/ parity even	01111010	disp	J 1	4/13	
JO = Jump on overflow	01110000	disp	ł	4/13	JMP not
JS = Jump on sign	01111000	disp	1	4/13	taken/JMP
JNE/JNZ = Jump on not equal/		disp	]	4/13	taken
not zero  JNL/JGE = Jump on not less	01110101	disp	]	4/13	
greater or equal	01111101	disp	]	4/13	
JNLE/JG = Jump on not less/ or equal/greater	0111111	disp		4/13	
JNB/JAE = Jump on not below above or equal	01110011	disp		4/13	
JNBE/JA = Jump on not below or equal/above	01110111	dian		1	
JNP/JPO = Jump on not par/par odd		disp		4/13	
JNO = Jump on not overflow	01111011	disp		4/13	
JNS = Jump on not sign	01110001	disp		4/13	
JCXZ = Jump on CX zero	01111001	disp		4/13	ŀ
	11100011	disp		5/15	
LOOP = Loop CX Times	11100010	disp		6/16	LOOP not taken/
LOOPZ/LOOPE = Loop while zero/equal	11100001	disp		6/16	LOOP
LOOPNZ/LOOPNE = Loop while not zero/equal	11100000	disp		6/16	taken
ENTER = Enter Procedure*	11001000	data-low	data-high		
.=0 .=1 .>1	L			 15 25	
.EAVE = Leave Procedure	11001001			22 + 16(n - 1) 8	
NT = Interrupt:					
ype specified	11001101	type		47	
ype 3	11001100			45	if INT. taken/
NTO = Interrupt on overflow	11001110			48/4	if INT. not taken
RET = Interrupt return	11001111			28	
OUND = Detect value out of range*	01100010	mod reg r/m		33–35	

<sup>\*</sup>Indicates instructions not available in 8086 or 8088 microsystems.

**■** 0257525 0049660 410 **■** 

Function	Format	Clock Cycles	Comment
PROCESSOR CONTROL			
CLC = Clear carry	11111000	2	ļ
CMC = Complement carry	11110101	2	
STC = Set carry	11111001	2	
CLD = Clear direction	11111100	2	1
STD = Set direction	11111101	2	
CLI = Clear interrupt	11111010	2	1
STI = Set interrupt	11111011	2	
HLT = Halt	11110100	2	1
WAIT = Wait	10011011	6	if TEST = 0
ESC = Processor Extension Escape	10011TTT mod LLL r/m	6	
LOCK = Bus lock prefix	11110000	2	
NOP = No Operation	10010000	3	
1101 - 110 08-1-1101	(T T T LLL are opcode to processor extension)		

#### **Footnotes**

The Effective Address (EA) of the memory operand is computed according to the mod and  $\mbox{\sc r/m}$  fields:

- if mod = 11 then r/m is treated as a REG field
  if mod = 00 then DISP = 0\*, disp-low and disp-high are absent
- if mod = 01 then DISP = disp-low sign-extended to 16-bits,

- if mod = 01 then DISP = disp-low sign-extended to 16-Dits, disp-high is absent
  if mod = 10 then DISP = disp-high: disp-low
  if r/m = 000 then EA = (BX) + (SI) + DISP
  if r/m = 001 then EA = (BY) + (DI) + DISP
  if r/m = 010 then EA = (BP) + (SI) + DISP
  if r/m = 011 then EA = (BP) + (DI) + DISP
  if r/m = 101 then EA = (SI) + DISP
  if r/m = 101 then EA = (BP) + DISP
  if r/m = 110 then EA = (BP) + DISP\*
  if r/m = 111 then EA = (BX) + DISP
  DISP follows second byte of instruction (before data if required) required)

EA calculation time is four-clock cycles for all modes, and is included in the execution times given whenever appropriate.

#### Segment Override Prefix

i	0	0	1	reg	1	1	0

Reg is assigned according to the following:

Reg	Segment Register
00	ES
01	cs
10	SS
11	DS

REG is assigned according to the following table:

16 Bit (w = 1)	8 Bit (w = 0)
000 AX	000 AL
001 CX	001 CL
010 DX	010 DL
011 BX	011 BL
100 SP	100 AH
101 BP	101 CH
110 SI	110 DH
111 DI	111 BH

The physical addresses of all operands addressed by the BP register are computed using the SS segment register. The physical addresses of the destination operands of the string primitive operations (those addressed by the DI register) are computed using the ES segment, which may not be overridden.

0257525 0049661 357

<sup>\*</sup>except if mod = 00 and r/m = 110 then EA = disp-high: disp-low.

#### **80C188 INSTRUCTION SET SUMMARY**

Function	Format				Clock Cycles	Commen
DATA TRANSFER MOV = Move:		-				
Register to register/memory	1000100w	mod reg r/m			2/12*	
Register/memory to register	1000101w	mod reg r/m			2/9*	
Immediate to register/memory	1100011w	mod 0 0 0 r/m	data	data if w = 1	12–13	8/16 bit
Immediate to register	1 0 1 1 w reg	data	data if w = 1		3-4	8/16 bit
Memory to accumulator	1010000w	addr-low	addr-high		8*	ļ
Accumulator to memory	1010001w	addr-low	addr-high		9+	
Register/memory to segment register	10001110	mod 0 reg r/m			2/13	
Segment register to register/memory	10001100	mod 0 reg r/m			2/15	
PUSH = Push:						
Memory	11111111	mod 1 1 0 r/m			20	i
Register	01010reg		l		14	
Segment register	0 0 0 reg 1 1 0				13	
Immediate**	011010s1	data	data if s = 0		14	
PUSHA = Push All**	01100000				68	
POP = Pop:	L					
Memory	10001111	mod 0 0 0 r/m			24	
Register	01011reg				14	
Segment register	0 0 0 reg 1 1 1	(reg ≠ 01)			12	
POPA = Pop All**	01100001				83	
XCHG = Exchange:						
Register/memory with register	1000011w	mod reg r/m			4/17*	
Register with accumulator	1 0 0 1 0 reg				3	
IN = input from:						
Fixed port	1110010w	port			10*	
Variable port	1110110w	-			8*	
OUT = Output to:						
Fixed port	1110011w	port			9*	
Variable port	1110111W				7*	
XLAT = Translate byte to AL	11010111				15	ĺ
LEA = Load EA to register	10001101	mod reg r/m			6	
LDS = Load pointer to DS	11000101	rnod reg r/m	(mod ≠ 11)		26	
LES = Load pointer to ES	11000100	mod reg r/m	(mod ≠ 11)		26	
LAHF = Load AH with flags	10011111				2	
SAHF = Store AH into flags	10011110				3	
<b>PUSHF</b> = Push flags	10011100				13	
POPF = Pop flags	10011101				12	1

**■** 0257525 0049662 293 **■** 

<sup>\*</sup>Clock cycles shown for byte transfer. For word operations, add 4 clock cycles for all memory transfers.
\*\*Indicates instructions not available in 8086 or 8088 microsystems.

Function	Format				Clock Cycles	Comment
DATA TRANSFER (Continued)						
SEGMENT = Segment Override: CS	00101110				2	
ISS	00110110				2	
DS	00111110				2	İ
ES	00100110				2	1
ARITHMETIC: ADD = Add:						
Reg/memory with register to either	000000dw	mod reg r/m			3/10*	
Immediate to register/memory	100000sw	mod 0 0 0 r/m	data	data if s w = 01	4/16*	
Immediate to accumulator	0000010w	data	data if w = 1		3/4	8/16 bi
				J		
ADC = Add with carry: Reg/memory with register to either	000100dw	mod reg r/m			3/10*	
Immediate to register/memory	100000sw	mod 0 1 0 r/m	data	data if s w = 01	4/16*	
Immediate to accumulator	0001010w	data	data if w = 1		3/4	8/16 bi
INC =Increment:				_		
Register/memory	1111111W	mod 0 0 0 r/m			3/15*	
Register	0 1 0 0 0 reg		<b>,</b>		3	
SUB =Subtract:						
Reg/memory and register to either	001010dw	mod reg r/m			3/10*	İ
Immediate from register/memory	100000sw	mod 1 0 1 r/m	data	data if s w = 1	4/16°	i
Immediate from accumulator	00010110w	data	data if w = 1		3/4	8/16 b
SBB = Subtract with borrow:				_		ļ
Reg/memory and register to either	000110dw	mod reg r/m			3/10*	
Immediate from register/memory	100000sw	mod 0 1 1 r/m	data	data if s w = 01	4/16*	
Immediate from accumulator	0001110w	data	data if w = 1	·	3/4	8/16 b
DEC = Decrement:		. =		_		
Register/memory	1111111W	mod 0 0 1 r/m	:		3/15*	
Register	01001 reg		•		3	
CMP = Compare:			,			1
Register/memory with register	0011101w	mod reg r/m			3/10*	
Register with register/memory	0011100w	mod reg r/m			3/10°	
Immediate with register/memory	100000sw	mod 1 1 1 r/m	data	data if s w = 01	3/10*	
Immediate with accumulator	0011110w	data	data if w = 1		3/4	8/161
NEG = Change sign register/memory	1111011W	mod 0 1 1 r/m		_	3/10*	
AAA = ASCII adjust for add	00110111		-		8	ŀ
DAA = Decimal adjust for add	00100111				4	
AAS = ASCII adjust for subtract	00111111	1			7	1
DAS = Decimal adjust for subtract	00101111	1			4	
MUL = Multiply (unsigned)	1111011w	mod 1 0 0 r/m	]			
Register-Byte Register-Word Memory-Byte Memory-Word		1	J		26-28 35-37 32-34 41-43*	

Note:
\*Clock cycles shown for byte transfer. For word operations, add 4 clock cycles for all memory transfers.

80C186/80C188 Microprocessors

96

Function	Format				Clock Cycles	Comment
ARITHMETIC (Continued)			1			
IMUL = Integer multiply (signed)	1111011w	mod 1 0 1 r/m				
Register-Byte Register-Word Memory-Byte Memory-Word					25-28 34-37 31-34 40-43*	
IMUL = Integer Immediate multiply** (signed)	011010s1	mod reg r/m	data	data if s = 0	22-25/ 29-32	
DIV = Divide (unsigned);	1111011w	mod 1 1 0 r/m				
Register-Byte Register-Word Memory-Byte Memory-Word					29 38 35 44*	
IDIV = Integer divide (signed)	1111011w	mod 1 1 1 r/m	]			
Register-Byte Register-Word Memory-Byte Memory-Word	•				44-52 53-61 50-58 59-67*	
AAM = ASCII adjust for multiply	11010100	00001010	1		19	
AAD = ASCII adjust for divide	11010101	00001010	1		15	
CBW = Convert byte to word	10011000		J		2	
CWD = Convert word to double word	10011001	1			4	
LOGIC Shift/Rotate Instructions:						
Register/Memory by 1	1101000w	mod TTT r/m			2/15	
Register/Memory by CL	1101001w	mod TTT r/m			5 + n/17 + n	
Register /Memory by Count**	1100000w	mod TTT r/m	count		5 + n/17 + n	
AND = And:		TTT 0000 001 010 011 100 101	Instruction ROL ROR RCL RCR SHL/SAL SHR SAR			
Reg/memory and register to either	001000dw	mod reg r/m	1		3/10*	
Immediate to register/memory	1000005w	mod 1 0 0 r/m	data	data if w = 1	4/16*	
Immediate to accumulator	0010010w	data	data if w = 1		3/4	8/16 bit
TEST = And function to flags, no result:				•		
Register/memory and register	1000010w	mod reg r/m	1		3/10*	
Immediate data and register/memory	1111011W	mod 0 0 0 r/m	data	data if w = 1	4/10*	
Immediate data and accumulator	1010100w	data	data if w = 1		3/4	8/16 bit
OR = Or:			1	-		
Reg/memory and register to either	000010dw	mod reg r/m			3/10*	
Immediate to register/memory	1000005w	mod 0 0 1 r/m	data	data if w = 1	4/16*	
Immediate to accumulator	0000110w	data	data if w = 1		3/4	8/16 bit
XOR = Exclusive or:		Ι .	1			
Reg/memory and register to either	001100dw	mod reg r/m			3/10*	
Immediate to register/memory	1000005w	mod 1 1 0 r/m	data	data if w = 1	4/16*	l.
Immediate to accumulator	0011010w	data	data if w = 1		3/4	8/16 bit
NOT = invert register/memory:	1111011w	mod 0 1 0 r/m			3/10*	

Notes:
\*Clock cycles shown for byte transfer. For word operations, add 4 clock cycles for all memory transfers.
\*\*Indicates instructions not available in 8086 or 8088 microsystems.

Function	Format				Clock Cycles	Comment
STRING MANIPULATION:		1				
MOVS = Move byte/word	1010010w				14*	
CMPS = Compare byte/word	1010011w	]			22*	İ
SCAS = Scan byte/word	1010111w				15*	ŀ
LODS = Load byte/wd to AL/AX	1010110w	ļ			12*	
STOS = Store byte/wd from AL/A	1010101w				10*	
INS = input byte/wd from DX port**	0110110w	1			14	
OUTS = Output byte/wd to DX port**	0110111w	1			14	
Repeated by count in CX (REP/REPE/F	REPZ/PEPNE/PEP	NZ)				
MOVS = Move string	11110010	1010010w			8 + 8n*	İ
CMPS = Compare string	1111001z	1010011w			5 + 22n*	
SCAS = Scan string	1111001z	1010111w			5 + 15n*	
LODS = Load string	11110010	1010110w			6 + 11n*	
STOS = Store string	11110010	1010101w	i		6 + 9n*	
INS = Input string**	11110010	0110110w			8 + 8n*	
OUTS = Output string**	11110010	0110111w			8 + 8n*	
CONTROL TRANSFER CALL = Call:						
Direct within segment	11101000	disp-low	disp-high	]	19	
Register memory indirect within segment	11111111	mod 0 1 0 r/m		<b>'</b>	17/27	
Direct intersegment	10011010	segment	offset	7	31	1
		segment s	elector			
Indirect intersegment	11111111	mod 0 1 1 r/m	(mod ≠ 11)	_	54	Į.
JMP = Unconditional jump:						1
Short/long	11101011	disp-low			14	
Direct within segment	11101001	disp-low	disp-high	]	14	
Register/mem indirect within segment	11111111	mod 1 0 0 r/m		_	11/21	
Direct intersegment	11101010	segment	offset	]	14	
		segment s	elector	1		
Indirect intersegment	11111111	mod 1 0 1 r/m	(mod ≠ 11)	_	34	
RET = Return from CALL:		_	•			
Within segment	11000011			_	20	
Within seg adding immed to SP	11000010	data-low	data-high	]	22	
Intersegment	11001011			-	30	
	11001010	<del> </del>		_	33	1

■ 0257525 0049665 TT2 ■

<sup>\*</sup>Clock cycles shown for byte transfer. For word operations, add 4 clock cycles for all memory transfers.
\*\*Indicates instructions not available in 8086 or 8088 microsystems.



Function	Format				Clock Cycles	Comment
CONTROL TRANSFER (Continued):						
JE/JZ = Jump on equal zero	01110100	disp			4/13	
JL/JNGE = Jump on less/ not greater or equal	01111100	disp			4/13	
JLE/JNG = Jump on less/ or equal not greater	01111110	disp			4/13	
JB/JNAE = Jump on below/ not above or equal	01110010	disp			4/13	
JBE/JNA = Jump on below or equal/not above	01110110	disp			4/13	
JP/JPE = Jump on parity/ parity even	01111010	disp			4/13	JMP not
JO = Jump on overflow	01110000	disp			4/13	taken/JMP
JS = Jump on sign	01111000	disp			4/13	taken
JNE/JNZ = Jump on not equal/ not zero	01110101	disp			4/13	
JNL/JGE = Jump on not less greater or equal	01111101	disp			4/13	
JNLE/JG = Jump on not less/ or equal/greater	01111111	disp			4/13	
JNB/JAE = Jump on not below above or equal	01110011	disp			4/13	
JNBE/JA = Jump on not below or equal/above	01110111	disp			4/13	
JNP/JPO = Jump on not par/par odd	01111011	disp			4/13	
JNO = Jump on not overflow	01110001	disp			4/13	
JNS = Jump on not sign	01111001	disp			4/13	
JCXZ = Jump on CX zero	11100011	disp			5/15	
LOOP = Loop CX Times	11100010	disp			6/16	LOOP not
LOOPZ/LOOPE = Loop while zero/equal	11100001	disp			6/16	taken/LOOF
LOOPNZ/LOOPNE = Loop while not zero/equal	11100000	disp			6/16	taken
ENTER = Enter Procedure** L = 0	11001000	data-low	data-high	L	19	
L=1 L>1					29 26 + 20(n ~ 1)	
LEAVE = Leave Procedure**	11001001				8	
INT = Interrupt:						
Type specified	11001101	type			47	
Type 3	11001100		1		45	if INT. taken.
INTO = Interrupt on overflow	11001110				48/4	if INT. not take
IRET = Interrupt return	11001111				28	
BOUND = Detect value out of range**	01100010	mod reg r/m			33-35	

■ 0257525 0049666 939 ■

Notes:
\*Clock cycles shown for byte transfer. For word operations, add 4 clock cycles for all memory transfers.
\*\*Indicates instructions not available in 8086 or 8088 microsystems.

Function	Format	Clock Cycles	Comment
PROCESSOR CONTROL			
CLC = Clear carry	11111000	2	
CMC = Complement carry	11110101	2	
STC = Set carry	11111001	2	
CLD = Clear direction	1111100	2	1
STD = Set direction	1111101	2	
CLI = Clear interrupt	11111010	2	
STI = Set interrupt	11111011	2	
HLT = Halt	11110100	2	İ
WAIT = Wait	10011011	6	if TEST = 0
LOCK = Bus lock prefix	11110000	2	
NOP = No Operation	10010000	3	l

#### **Footnotes**

The Effective Address (EA) of the memory operand is computed according to the mod and  $\mbox{\sc r/m}$  fields:

- if mod = 11 then r/m is treated as a REG field
  if mod = 00 then DISP = 0\*, disp-low and disp-high are

- absent

  if mod = 01 then DISP = disp-low sign-extended to 16-bits, disp-high is absent

  if mod = 10 then DISP = disp-high: disp-low

  if r/m = 000 then EA = (BX) + (SI) + DISP

  if r/m = 001 then EA = (BX) + (SI) + DISP

  if r/m = 010 then EA = (BP) + (SI) + DISP

  if r/m = 010 then EA = (BP) + (DI) + DISP

  if r/m = 011 then EA = (BP) + (DI) + DISP

  if r/m = 101 then EA = (SI) + DISP

  if r/m = 101 then EA = (BP) + DISP

  if r/m = 111 then EA = (BX) + DISP

  if r/m = 111 then EA = (BX) + DISP

  of r/m = 111 then EA = (BX) + DISP

  ISP follows second byte of instruction (before data if required) required)

EA calculation time is four-clock cycles for all modes, and is included in the execution times given whenever appropriate.

#### Segment Override Prefix

0	0	1	reg	1	1	0

Reg is assigned according to the following:

	Segmen
Reg	Registe
00	ES
01	CS
10	SS
11	DS

REG is assigned according to the following table:

16 Bit (w = 1)	8 Bit (w = 0)
000 AX	000 AL
001 CX	001 CL
010 DX	010 DL
011 BX	011 BL
100 SP	100 AH
101 BP	101 CH
110 SI	110 DH
111 DI	111 BH

The physical addresses of all operands addressed by the BP register are computed using the SS segment register. The physical addresses of the destination operands of the string primitive operations (those addressed by the DI register) are computed using the ES segment, which may not be overridden.


0257525 0049667 875

<sup>\*</sup>except if mod = 00 and r/m = 110 then EA = disp-high: disp-low.

#### **PHYSICAL DIMENSIONS**

For reference only. Dimensions are measured in inches unless otherwise noted. BSC is an ANSI standard for Basic Space Centering.

PL 068



■ 0257525 0049668 701 ■

#### **PHYSICAL DIMENSIONS (continued)**

**PQR 80** (measured in millimeters) 17.10 17.30 12.0 REF Pin 24 18.40 19.90 20.10 23.00 23.40 Pin 2 Pin 1 I.D. Pin 64 **Top View** - Pin 80 - 0.80 Basic 3.35 -A- 2 15590C

#### Notes:

- 1. All dimensions and tolerances conform to ANSI Y 14.5M-1982.
- Datum Plane A is located at the mold parting line and is coincident with the bottom of the lead where the lead exits the plastic body.

Side View

BM 43

7/23/93 MH


- These dimensions do not include mold protrusion. Allowable protrusion is 0.25 mm per side. These dimensions do include mold mismatch and are determined at datum plane \_A\_\_.
- 4. Deviations from lead-tip true position shall be within  $\pm 0.076$  mm.
- 5. Lead coplanarity shall be within 0.10 mm.

0.25

**■** 0257525 0049669 648 **■** 

#### **PHYSICAL DIMENSIONS (continued)**

#### PQT 80 Thin Quad Flat Pack (metric unit)



Detail X Detail Y 1.20 1.00 REF Basic Side View 0.17 0.27 0.16 0.23 Gage Plane 0.14 0.25 0.18 Detail X 0.45 0.75 0.1265 0.1275 20000A CK 64 08/03/93 MH 0257525 0049670 36T Detail Y

80C186/80C188 Microprocessors