

# UltraLogic™ 32-Macrocell Flash CPLD

### **Features**

- · 32 macrocells in two logic blocks
- 32 I/O pins
- · Five dedicated inputs including two clock pins
- In-System Reprogrammable (ISR™) Flash technology
  - JTAG interface
- · Bus Hold capabilities on all I/Os and dedicated inputs
- No hidden delays
- · High speed
  - $f_{MAX} = 143 MHz$
  - $t_{PD} = 8.5 \text{ n3s}$
  - $-t_S = 5 \text{ ns}$
  - $t_{CO} = 6 \text{ ns}$
- Fully PCI-compliant
- 3.3V or 5.0V I/O operation
- Available in 44-pin PLCC, and TQFP packages
- Pin-compatible with the CY7C372i

### **Functional Description**

The CY7C371i is an In-System Reprogrammable Complex Programmable Logic Device (CPLD) and is part of the FLASH370i™ family of high-density, high-speed CPLDs. Like all members of the FLASH370i family, the CY7C371i is


designed to bring the ease of use and high performance of the 22V10, as well as PCI Local Bus Specification support, to high-density CPLDs.

Like all of the UltraLogic™ FLASH370i devices, the CY7C371i is electrically erasable and In-System Reprogrammable (ISR), which simplifies both design and manufacturing flows, thereby reducing costs. The Cypress ISR function is implemented through a JTAG serial interface. Data is shifted in and out through the SDI and SDO pins. The ISR interface is enabled using the programming voltage pin (ISR<sub>EN</sub>). Additionally, because of the superior routability of the FLASH370i devices, ISR often allows users to change existing logic designs while simultaneously fixing pinout assignments.

The 32 macrocells in the CY7C371i are divided between two logic blocks. Each logic block includes 16 macrocells, a 72 x 86 product term array, and an intelligent product term allocator.

The logic blocks in the FLASH370i architecture are connected with an extremely fast and predictable routing resource—the Programmable Interconnect Matrix (PIM). The PIM brings flexibility, routability, speed, and a uniform delay to the interconnect.

Like all members of the FLASH370i family, the CY7C371i is rich in I/O resources. Each macrocell in the device features an associated I/O pin, resulting in 32 I/O pins on the CY7C371i. In addition, there are three dedicated inputs and two input/clock pins.



### **Selection Guide**

	7C371i-143	7C371i-110	7C371i-83	7C371iL-83	7C371i-66	7C371iL-66	Unit
Maximum Propagation Delay <sup>[1]</sup> , t <sub>PD</sub>	8.5	10	12	12	15	15	ns
Minimum Set-up, t <sub>S</sub>	5	6	8	8	10	10	ns
Maximum Clock to Output <sup>[1]</sup> , t <sub>CO</sub>	6	6.5	8	8	10	10	ns
Typical Supply Current, I <sub>CC</sub> Comm./Ind.	75	75	75	45	75	45	mA

Cypress Semiconductor Corporation Document #: 38-03032 Rev. \*A

3901 North First Street


San Jose, CA 95134

408-943-2600 Revised April 19, 2004

<sup>1.</sup> The 3.3V I/O mode timing adder,  $t_{3.3IO}$ , must be added to this specification when  $V_{CCIO} = 3.3V$ .



### **Pin Configurations**



### **Functional Description**

Finally, the CY7C371i features a very simple timing model. Unlike other high-density CPLD architectures, there are no hidden speed delays such as fanout effects, interconnect delays, or expander delays. Regardless of the number of resources used or the type of application, the timing parameters on the CY7C371i remain the same.

### Logic Block

The number of logic blocks distinguishes the members of the FLASH370i family. The CY7C371i includes two logic blocks. Each logic block is constructed of a product term array, a product term allocator, and 16 macrocells.

### Product Term Array


The product term array in the FLASH370i logic block includes 36 inputs from the PIM and outputs 86 product terms to the product term allocator. The 36 inputs from the PIM are available in both positive and negative polarity, making the overall array size 72 x 86. This large array in each logic block allows for very complex functions to be implemented in a single pass through the device.

### Product Term Allocator

The product term allocator is a dynamic, configurable resource that shifts product terms to macrocells that require them. Any number of product terms between 0 and 16 inclusive can be assigned to any of the logic block macrocells (this is called product term steering). Furthermore, product terms can be shared among multiple macrocells. This means that product terms that are common to more than one output can be implemented in a single product term. Product term steering and product term sharing help to increase the effective density of the FLASH370i CPLDs. Note that product term allocation is handled by software and is invisible to the user.

### I/O Macrocell

Each of the macrocells on the CY7C371i has a separate associated I/O pin. The input to the macrocell is the sum of



between 0 and 16 product terms from the product term allocator. The macrocell includes a register that can be optionally bypassed. It also has polarity control, and two global clocks to trigger the register. The macrocell also features a separate feedback path to the PIM so that the register can be buried if the I/O pin is used as an input.

### **Programmable Interconnect Matrix**

The Programmable Interconnect Matrix (PIM) connects the two logic blocks on the CY7C371i to the inputs and to each other. All inputs (including feedbacks) travel through the PIM. There is no speed penalty incurred by signals traversing the PIM.

### **Programming**

For an overview of ISR programming, refer to the FLASH370i Family data sheet and for ISR cable and software specifications, refer to ISR data sheets. For a detailed description of ISR capabilities, refer to the Cypress application note, "An Introduction to In System Reprogramming with FLASH370i."

### **PCI Compliance**

The FLASH370i family of CMOS CPLDs are fully compliant with the PCI Local Bus Specification published by the PCI Special Interest Group. The simple and predictable timing model of FLASH370i ensures compliance with the PCI AC specifications independent of the design. On the other hand, in CPLD and FPGA architectures without simple and predictable timing, PCI compliance is dependent upon routing and product term distribution.

### 3.3V or 5.0V I/O Operation

The FLASH370i family can be configured to operate in both 3.3V and 5.0V systems. All devices have two sets of  $V_{CC}$  pins: one set, VCCINT, for internal operation and input buffers, and another set, VCCIO, for I/O output drivers. VCCINT pins must always be connected to a 5.0V power supply. However, the VCCIO pins may be connected to either a 3.3V or 5.0V power supply, depending on the output requirements. When VCCIO pins are connected to a 5.0V source, the I/O voltage levels are



### USE ULTRA37000™ FOR ALL NEW DESIGNS

**CY7C371i** 

compatible with 5.0V systems. When VCCIO pins are connected to a 3.3V source, the input voltage levels are compatible with both 5.0V and 3.3V systems, while the output voltage levels are compatible with 3.3V systems. There will be an additional timing delay on all output buffers when operating in 3.3V I/O mode. The added flexibility of 3.3V I/O capability is available in commercial and industrial temperature ranges.

### Bus Hold Capabilities on all I/Os and Dedicated Inputs

In addition to ISR capability, a new feature called bus-hold has been added to all FLASH370i I/Os and dedicated input pins. Bus-hold, which is an improved version of the popular internal pull-up resistor, is a weak latch connected to the pin that does not degrade the device's performance. As a latch, bus-hold

recalls the last state of a pin when it is three-stated, thus reducing system noise in bus-interface applications. Bus-hold additionally allows unused device pins to remain unconnected on the board, which is particularly useful during prototyping as designers can route new signals to the device without cutting trace connections to  $V_{CC}$  or GND.

### **Design Tools**

Development software for the CY7C371i is available from Cypress's *Warp*<sup>TM</sup>, *Warp* Professional<sup>TM</sup>, and *Warp* Enterprise<sup>TM</sup> software packages. Please refer to the data sheets on these products for more details. Cypress also actively supports almost all third-party design tools. Please refer to third-party tool support for further information.

Document #: 38-03032 Rev. \*A Page 3 of 12



### USE ULTRA37000™ FOR ALL NEW DESIGNS

### **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature ......-65°C to +150°C Ambient Temperature with Supply Voltage to Ground Potential .....-0.5V to +7.0V DC Voltage Applied to Outputs in High-Z State .....-0.5V to +7.0V DC Input Voltage ......-0.5V to +7.0V DC Program Voltage ......12.5V

Output Current into Outputs (LOW)	16 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	.> 2001V
Latch-up Current	> 200 mA

### **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub> V <sub>CCINT</sub>	V <sub>CCIO</sub>
Commercial	0°C to +70°C	5V ± 0.25V	$5\text{V} \pm 0.25\text{V}$ or $3.3\text{V} \pm 0.3\text{V}$
Industrial	–40°C to +85°C	5V ± 0.5V	$5V \pm 0.5V$ or $3.3V \pm 0.3V$

### Electrical Characteristics Over the Operating Range<sup>[2,3]</sup>

Parameter	Description	Test Conditions		Min.	Тур.	Max.	Unit	
V <sub>OH</sub>	Output HIGH Voltage with Output Enabled	V <sub>CC</sub> = Min.	$I_{OH} = -3.2$	? mA (Com'I/Ind) <sup>[4]</sup>	2.4			V
V <sub>OHZ</sub>	Output HIGH Voltage with	$V_{CC} = Max.$ $I_{OH} = 0 \mu A (Com'l/Ind)^{[4,5]}$				4.0	V	
	Output Disabled <sup>[8]</sup>		$I_{OH} = -50$	μΑ (Com'l/Ind) <sup>[4,5]</sup>			3.6	V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min.	I <sub>OL</sub> = 16 m	nA (Com'l/Ind) <sup>[4]</sup>			0.5	V
V <sub>IH</sub>	Input HIGH Voltage	Guaranteed Input Logical H	IGH Voltage	e for all inputs <sup>[6]</sup>	2.0		7.0	V
V <sub>IL</sub>	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all inputs <sup>[6]</sup>					0.8	V
I <sub>IX</sub>	Input Load Current	$V_I = Internal GND, V_I = V_{CC}$					+10	μΑ
l <sub>OZ</sub>	Output Leakage Current	$V_{CC} = Max., V_O = GND \text{ or } V_O = V_{CC}, \text{ Output Disabled}$					+50	μΑ
		$V_{CC} = Max., V_O = 3.3V, Output Disabled[5]$		0	-70	-125	μΑ	
I <sub>OS</sub>	Output Short Circuit Current <sup>[7,8]</sup>	$V_{CC} = Max., V_{OUT} = 0.5V$			-30		-160	mA
I <sub>CC</sub>	Power Supply Current	$V_{CC} = Max., I_{OUT} = 0 mA,$	·01	Com'l/Ind.		75	125	mΑ
		$f = 1 \text{ MHz}, V_{IN} = \text{GND}, V_{CC}$	.9J	Com'l "L" -66, -83		45	75	mA
I <sub>BHL</sub>	Input Bus Hold LOW Sustaining Current	$V_{CC} = Min., V_{IL} = 0.8V$			+75			μА
I <sub>BHH</sub>	Input Bus Hold HIGH Sustaining Current	V <sub>CC</sub> = Min., V <sub>IH</sub> = 2.0V		-75			μА	
I <sub>BHLO</sub>	Input Bus Hold LOW Overdrive Current	V <sub>CC</sub> = Max.					+500	μА
I <sub>BHHO</sub>	Input Bus Hold HIGH Overdrive Current	V <sub>CC</sub> = Max.					-500	μА

### Capacitance<sup>[8]</sup>

Parameter	Description	Test Conditions	Min.	Max.	Unit
C <sub>I/O</sub> <sup>[10]</sup>	Input Capacitance	V <sub>IN</sub> = 5.0V at f=1 MHz		8	pF
C <sub>CLK</sub>	Clock Signal Capacitance	$V_{IN} = 5.0V$ at $f = 1$ MHz	5	12	pF

- 2. See the last page of this specification for Group A subgroup testing information.
- 3. If V<sub>CCIO</sub> is not specified, the device can be operating in either 3.3V or 5V I/O mode; V<sub>CC</sub>=V<sub>CCINT</sub>.

4.  $I_{OH} = -2 \text{ mA}$ ,  $I_{OL} = 2 \text{ mA}$  for SDO.

- 5. When the I/O is three-stated, the bus-hold circuit can weakly pull the I/O to a maximum of 4.0V if no leakage current is allowed. This voltage is lowered significantly by a small leakage current. Note that all I/Os are three-stated during ISR programming. Refer to the application note "Understanding Bus Hold" for additional information.
- These are absolute values with respect to device ground. All overshoots due to system or tester noise are included.
   Not more than one output should be tested at a time. Duration of the short circuit should not exceed 1 second. V<sub>OUT</sub> = 0.5V has been chosen to avoid test problems caused by tester ground degradation.
- 8. Tested initially and after any design or process changes that may affect these parameters.
- 9. Measured with 16-bit counter programmed into each logic block.
- 10. CI/O for ISR<sub>EN</sub> is 15 pF Max.




### Inductance<sup>[8]</sup>

Ī	Parameter	Description	Test Conditions	44-Lead TQFP	44-Lead PLCC	Unit
ĺ	L	Maximum Pin Inductance	V <sub>IN</sub> = 5.0V at f= 1 MHz	2	5	nΗ

### **Endurance Characteristics**[8]

Parameter	Description	Test Conditions	Max.	Unit
N	Maximum Reprogramming Cycles	Normal Programming Conditions	100	Cycles

### **AC Test Loads and Waveforms**



Parameter <sup>[11]</sup>	Vx	Output Waveform Measurement Level
t <sub>ER(-)</sub>	1.5V	V <sub>OH</sub> V <sub>X</sub>
t <sub>ER(+)</sub>	2.6V	0.5V V <sub>OL</sub> V <sub>X</sub>
t <sub>EA(+)</sub>	1.5V	0.5V V <sub>OH</sub>
t <sub>EA(-)</sub>	V <sub>the</sub>	V <sub>X</sub>

### Note

<sup>11.</sup>  $t_{\text{ER}}$  measured with 5-pF AC Test Load and  $t_{\text{EA}}$  measured with 35-pF AC Test Load.



### Switching Characteristics Over the Operating Range [12]

		7C371	i–143	7C371	li–110	7C37 7C371	1i–83 IiL–83	7C37 7C371	1i–66 IiL–66	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Combinato	rial Mode Parameters									
t <sub>PD</sub>	Input to Combinatorial Output <sup>[1]</sup>		8.5		10		12		15	ns
t <sub>PDL</sub>	Input to Output Through Transparent Input or Output Latch <sup>[1]</sup>		11.5		13		18		22	ns
t <sub>PDLL</sub>	Input to Output Through Transparent Input and Output Latches <sup>[1]</sup>		13.5		15		20		24	ns
t <sub>EA</sub>	Input to Output Enable <sup>[1]</sup>		13		14		19		24	ns
t <sub>ER</sub>	Input to Output Disable		13		14		19		24	ns
	tered/Latched Mode Parameters		l.	ı	II.	1	I.	ı	I.	.1
t <sub>WL</sub>	Clock or Latch Enable Input LOW Time <sup>[8]</sup>	2.5		3		4		5		ns
t <sub>WH</sub>	Clock or Latch Enable Input HIGH Time <sup>[8]</sup>	2.5		3		4		5		ns
t <sub>IS</sub>	Input Register or Latch Set-up Time	2		2		3		4		ns
t <sub>IH</sub>	Input Register or Latch Hold Time	2		2		3		4		ns
t <sub>ICO</sub>	Input Register Clock or Latch Enable to Combinatorial Output <sup>[1]</sup>		12		14		19		24	ns
t <sub>ICOL</sub> Input Register Clock or Latch Enable to Output Through Transparent Output Latch <sup>[1]</sup>			14		16		21		26	ns
Output Reg	istered/Latched Mode Parameters	l .	ı		· L		•		1	
t <sub>CO</sub>	Clock or Latch Enable to Output <sup>[1]</sup>		6		6.5		8		10	ns
t <sub>S</sub>	Set-up Time from Input to Clock or Latch Enable	5		6		8		10		ns
t <sub>H</sub>	Register or Latch Data Hold Time	0		0		0		0		ns
t <sub>CO2</sub>	Output Clock or Latch Enable to Output Delay (Through Memory Array) <sup>[1]</sup>		12		14		19		24	ns
t <sub>SCS</sub>	Output Clock or Latch Enable to Output Clock or Latch Enable (Through Memory Array)	7		9		12		15		ns
t <sub>SL</sub>	Set-up Time from Input Through Transparent Latch to Output Register Clock or Latch Enable	9		10		12		15		ns
t <sub>HL</sub>	Hold Time for Input Through Transparent Latch from Output Register Clock or Latch Enable	0		0		0		0		ns
f <sub>MAX1</sub>	Maximum Frequency with Internal Feedback (Least of $1/t_{SCS}$ , $1/(t_S + t_H)$ , or $1/t_{CO}$ ) <sup>[8]</sup>	143		111		83.3		66.6		MHz
f <sub>MAX2</sub>	Maximum Frequency Data Path in Output Registered/Latched Mode (Lesser of 1/(t <sub>WL</sub> + t <sub>WH</sub> ), 1/(t <sub>S</sub> + t <sub>H</sub> ), or 1/t <sub>CO</sub> ) <sup>[8]</sup>	166.7		153.8		100		83.3		MHz
f <sub>MAX3</sub>	Maximum Frequency with external feedback (Lesser of $1/(t_{CO} + t_{S})$ and $1/(t_{WL} + t_{WH}))^{[8]}$	91		80		50		41.6		MHz
t <sub>OH</sub> -t <sub>IH</sub> 37x	Output Data Stable from Output clock minus Input Register Hold Time for 7C37x <sup>[8,13]</sup>	0		0		0		0		ns
Pipelined M	lode Parameters		•	•	•	•	•	•	•	
t <sub>ICS</sub>	Input Register Clock to Output Register Clock	7		9		12		15		ns
f <sub>MAX4</sub>	Maximum Frequency in Pipelined Mode (Least of $1/(t_{CO} + t_{IS})$ , $1/t_{ICS}$ , $1/(t_{WL} + t_{WH})$ , $1/(t_{IS} + t_{IH})$ , or $1/t_{SCS}$ )	125		111		76.9		62.5		MHz

Notes:

12. All AC parameters are measured with 16 outputs switching and 35-pF AC Test Load.


13. This specification is intended to guarantee interface compatibility of the other members of the CY7C370i family with the CY7C371i. This specification is met for the devices operating at the same ambient temperature and at the same power supply voltage.



### Switching Characteristics Over the Operating Range (continued)<sup>[12]</sup>


		7C371	i–143	7C371	li–110	7C37 7C371		7C37 <sup>-</sup> 7C371		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Reset/Pres	et Parameters	,		•						
t <sub>RW</sub>	Asynchronous Reset Width <sup>[8]</sup>	8		10		15		20		ns
t <sub>RR</sub>	Asynchronous Reset Recovery Time <sup>[8]</sup>	10		12		17		22		ns
t <sub>RO</sub>	Asynchronous Reset to Output <sup>[1]</sup>		14		16		21		26	ns
t <sub>PW</sub>	Asynchronous Preset Width <sup>[8]</sup>	8		10		15		20		ns
t <sub>PR</sub>	Asynchronous Preset Recovery Time <sup>[8]</sup>	10		12		17		22		ns
t <sub>PO</sub>	Asynchronous Preset to Output <sup>[1]</sup>		14		16		21		26	ns
Tap Control	ler Parameters			•			•			
f <sub>TAP</sub>	Tap Controller Frequency	500		500		500		500		kHz
3.3V I/O Mo	de Parameters	•	•	•	•		•		•	
t <sub>3.3IO</sub>	3.3V I/O mode timing adder		1		1		1		1	ns

### **Switching Waveforms**






### Switching Waveforms (continued)




### **Latched Input and Output**






### Switching Waveforms (continued)


### **Asynchronous Reset**



### **Asynchronous Preset**



### **Output Enable/Disable**



## **Ordering Information**

Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range
143	CY7C371i-143AC	A44	44-Lead Thin Plastic Quad Flat Pack	Commercial
	CY7C371i-143JC	J67	44-Lead Plastic Leaded Chip Carrier	
110	CY7C371i-110AC	A44	44-Lead Thin Plastic Quad Flat Pack	Commercial
	CY7C371i-110JC	J67	44-Lead Plastic Leaded Chip Carrier	
	CY7C371i-110AI	A44	44-Lead Thin Plastic Quad Flat Pack	Industrial
	CY7C371i-110JI	J67	44-Lead Plastic Leaded Chip Carrier	

# USE ULTRA37000™ FOR ALL NEW DESIGNS

**CY7C371i** 

## Ordering Information (continued)

Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range
83	CY7C371i-83AC	A44	44-Lead Thin Plastic Quad Flat Pack	Commercial
	CY7C371i-83JC	J67	44-Lead Plastic Leaded Chip Carrier	
	CY7C371i-83AI	A44	44-Lead Thin Plastic Quad Flat Pack	Industrial
	CY7C371i-83JI	J67	44-Lead Plastic Leaded Chip Carrier	
	CY7C371iL-83AC	A44	44-Lead Thin Plastic Quad Flat Pack	Commercial
	CY7C371iL-83JC	J67	44-Lead Plastic Leaded Chip Carrier	
	CY7C371iL-83AI	A44	44-Lead Thin Plastic Quad Flat Pack	Industrial
	CY7C371iL-83JI	J67	44-Lead Plastic Leaded Chip Carrier	
66	CY7C371i-66AC	A44	44-Lead Thin Plastic Quad Flat Pack	Commercial
	CY7C371i-66JC	J67	44-Lead Plastic Leaded Chip Carrier	
	CY7C371i-66AI	A44	44-Lead Thin Plastic Quad Flat Pack	Industrial
	CY7C371i-66JI	J67	44-Lead Plastic Leaded Chip Carrier	
	CY7C371iL-66AC	A44	44-Lead Thin Plastic Quad Flat Pack	Commercial
	CY7C371iL-66JC	J67	44-Lead Plastic Leaded Chip Carrier	
	CY7C371iL-66AI	A44	44-Lead Thin Plastic Quad Flat Pack	Industrial
	CY7C371iL-66JI	J67	44-Lead Plastic Leaded Chip Carrier	

### **Package Diagrams**

44-Lead Thin Plastic Quad Flat Pack A44

51-85064-B

51-85003-\*A



### Package Diagrams (continued)

# A4-Lead Plastic Leaded Chip Carrier J67 DIMENSIONS IN INCHES MIN. MAX. PIN #1 ID 10650 0.658 17 18 28 28 28 29 10023 0.023 0.020 MIN.

FLASH370, FLASH370i, ISR, UltraLogic, *Warp*, *Warp* Professional, and *Warp* Enterprise are trademarks of Cypress Semiconductor Corporation. All product and company names mentioned in this document are trademarks of their respective holders.

# USE ULTRA37000™ FOR ALL NEW DESIGNS

CY7C371i

# **Document History Page**

Document Title: CY7C371i UltraLogic™ 32-Macrocell Flash CPLD Document Number: 38-03032				
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	106377	06/18/01	SZV	Changed from Spec #: 38-00497 to 38-03032
*A	213375	See ECN	FSG	Added note to title page: "Use Ultra37000 For All New Designs"

Document #: 38-03032 Rev. \*A Page 12 of 12