CY7C199

## 32K x 8 Static RAM

## Features

- High speed
- 12 ns
- Fast tom
- CMOS for optimum speed/power
- Low active power
- 495 mW (Max, "L" version)
- Low standby power
- 0.275 mW (Max, "L" version)
- 2 V data retention ("L" version only)
- Easy memory expansion with $\overline{\mathrm{CE}}$ and $\overline{\mathrm{OE}}$ features
- TTL-compatible inputs and outputs
- Automatic power-down when deselected
- Available in pb-free 28-pin TSOP I and 28-pin (300-Mil) Molded DIP


## Functional Description

The CY7C199 is a high-performance CMOS static RAM organized as 32,768 words by 8 bits. Easy memory expansion is provided by an active LOW Chip Enable (CE) and active LOW Output Enable ( $\overline{\mathrm{OE}}$ ) and tri-state drivers. This device has an automatic power-down feature, reducing the power consumption by $81 \%$ when deselected. The CY7C199 is in the standard 300-mil-wide DIP, SOJ, and LCC packages.
An active LOW Write Enable signal ( $\overline{\mathrm{WE}})$ controls the writing/reading operation of the memory. When CE and WE inputs are both LOW, data on the eight data input/output pins ( $/ / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{7}$ ) is written into the memory location addressed by the address present on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{14}$ ). Reading the device is accomplished by selecting the device and enabling the outputs, CE and OE active LOW, while WE remains inactive or HIGH. Under these conditions, the contents of the location addressed by the information on address pins are present on the eight data input/output pins.
The input/output pins remain in a high-impedance state unless the chip is selected, outputs are enabled, and Write Enable $(\overline{\mathrm{WE}})$ is HIGH. A die coat is used to improve alpha immunity.

## Logic Block Diagram



## Pin Configurations




## Selection Guide

|  |  | $\mathbf{- 1 2}$ | $\mathbf{- 1 5}$ | $\mathbf{- 2 0}$ | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Maximum Access Time | $\mathbf{- 1 2}$ | 15 | 20 | ns |  |
| Maximum Operating Current | 120 | 155 | 150 | mA |  |
|  | Maximum CMOS Standby Current | 160 |  | 90 |  |

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

| Storage Temperature ............................... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :--- |
| Ambient Temperature with |
| Power Applied....................................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltage to Ground Potential |
| (Pin 28 to Pin 14) .................................. -0.5 V to +7.0 V |
| DC Voltage Applied to Outputs |
| in High-Z State ${ }^{11]} \ldots . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ~$ |

DC Input Voltage ${ }^{[1]}$ $\qquad$ -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
Output Current into Outputs (LOW)............................. 20 mA
Static Discharge Voltage.......................................... > 2001V (per MIL-STD-883, Method 3015)
Latch-up Current. $\qquad$ $>200 \mathrm{~mA}$

Operating Range

| Range | Ambient Temperature ${ }^{[2]}$ | $\mathbf{V}_{\mathbf{C C}}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range ${ }^{[3]}$

| Parameter | Description | Test Conditions |  | -12 |  | -15 |  | -20 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |  | 2.4 |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  |  | 0.4 |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  |  | 2.2 | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}+ \\ 0.3 \mathrm{~V} \end{gathered}$ | 2.2 | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}+ \\ 0.3 \mathrm{~V} \end{gathered}$ | 2.2 | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}+ \\ 0.3 \mathrm{~V} \end{gathered}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  | -0.5 | 0.8 | -0.5 | 0.8 | -0.5 | 0.8 | V |
| IIX | Input Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -5 | +5 | -5 | +5 | -5 | +5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Output Leakage Current | GND $\leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$, Output Disabled |  | -5 | +5 | -5 | +5 | -5 | +5 | $\mu \mathrm{A}$ |
| ICC | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{Cc}}=\mathrm{Max} ., \\ & \mathrm{l}_{\mathrm{OUT}}=0 \mathrm{~mA}, \\ & \mathrm{f}=\mathrm{f}_{\mathrm{MAX}}=1 / \mathrm{t}_{\mathrm{RC}} \end{aligned}$ | Com'l |  | 160 |  | 155 |  | 150 | mA |
|  |  |  | L |  |  |  | 90 |  |  | mA |
| ${ }^{\text {SB1 }}$ | Automatic CE Power-down CurrentTTL Inputs | $\begin{aligned} & \operatorname{Max.}^{V_{C C}, \overline{C E} \geq V_{I H},} \\ & V_{I N} \geq V_{I H} \text { or } \\ & V_{I N} \leq V_{I L}, f=f_{\text {MAX }} \end{aligned}$ | Com'l |  | 30 |  | 30 |  | 30 | mA |
|  |  |  | L |  |  |  | 5 |  |  | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic CE Power-down CurrentCMOS Inputs | $\begin{aligned} & \text { Max. } V_{C C}, \\ & C E \geq V_{C C}-0.3 V \\ & V_{\text {IN }} \geq V_{C C}-0.3 V \\ & \text { or } V_{\text {IN }} \leq 0.3 V, f=0 \end{aligned}$ | Com'l |  | 10 |  | 10 |  | 10 | mA |
|  |  |  | L |  |  |  | 0.05 |  |  | mA |

## Notes:

1. $\mathrm{V}_{\mathrm{IL}}$ (min.) $=-2.0 \mathrm{~V}$ for pulse durations of less than 20 ns .
2. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
3. See the last page of this specification for Group A subgroup testing information.

## Capacitance ${ }^{[4]}$

| Parameter | Description | Test Conditions | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathbb{I N}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 8 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 8 | pF |

## AC Test Loads and Waveforms ${ }^{[5]}$



Data Retention Characteristics Over the Operating Range (L-version only)

| Parameter | Description | Conditions ${ }^{[6]}$ | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DR}}$ | $\mathrm{V}_{\text {CC }}$ for Data Retention |  | 2.0 |  | V |
| $\mathrm{I}_{\text {CCDR }}$ | Data Retention Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{DR}}=2.0 \mathrm{~V}, \\ & \mathrm{CE} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{IN}} \leq 0.3 \mathrm{~V} \end{aligned}$ |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{t}_{\text {CDR }}{ }^{[4]}$ | Chip Deselect to Data Retention Time |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{R}}{ }^{[5]}$ | Operation Recovery Time |  | 200 |  | $\mu \mathrm{S}$ |

## Data Retention Waveform



Notes:
4. Tested initially and after any design or process changes that may affect these parameters.
5. $\mathrm{t}_{\mathrm{R}} \leq 3 \mathrm{~ns}$ for the -12 and the -15 speeds. $\mathrm{t}_{\mathrm{R}} \leq 5 \mathrm{~ns}$ for the -20 and slower speeds.
6. No input may exceed $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$.

Switching Characteristics Over the Operating Range ${ }^{[3,7]}$

| Parameter | Description | -12 |  | -15 |  | -20 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Read Cycle |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 12 |  | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 12 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\mathrm{OHA}}$ | Data Hold from Address Change | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\mathrm{CE}}$ LOW to Data Valid |  | 12 |  | 15 |  | 20 | ns |
| $\mathrm{t}_{\text {doe }}$ | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 5 |  | 7 |  | 9 | ns |
| tlzoe | $\overline{\mathrm{OE}}$ LOW to Low-Z ${ }^{[8]}$ | 0 |  | 0 |  | 0 |  | ns |
| thzoe | $\overline{\mathrm{OE}}$ HIGH to High-Z ${ }^{[8,9]}$ |  | 5 |  | 7 |  | 9 | ns |
| t LZCE | $\overline{\mathrm{CE}}$ LOW to Low-Z ${ }^{[8]}$ | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HZCE }}$ | $\overline{\text { CE }}$ HIGH to High-Z ${ }^{[8, ~ 9]}$ |  | 5 |  | 7 |  | 9 | ns |
| $\mathrm{t}_{\mathrm{PU}}$ | $\overline{\mathrm{CE}}$ LOW to Power-up | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}$ | $\overline{\text { CE }}$ HIGH to Power-down |  | 12 |  | 15 |  | 20 | ns |
| Write Cycle ${ }^{[10,11]}$ |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {wc }}$ | Write Cycle Time | 12 |  | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{\overline{C E}}$ LOW to Write End | 9 |  | 10 |  | 15 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-up to Write End | 9 |  | 10 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-up to Write Start | 0 |  | 0 |  | 0 |  | ns |
| $t_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 8 |  | 9 |  | 15 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-up to Write End | 8 |  | 9 |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | 0 |  | ns |
| thzwe | $\overline{\text { WE }}$ LOW to High-Z ${ }^{[9]}$ |  | 7 |  | 7 |  | 10 | ns |
| t LZWE | $\overline{\text { WE }}$ HIGH to Low-Z ${ }^{[8]}$ | 3 |  | 3 |  | 3 |  | ns |

## Notes:

7. Test conditions assume signal transition time of 3 ns or less for -12 and -15 speeds and 5 ns or less for -20 and slower speeds, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
8. At any given temperature and voltage condition, $t_{\text {HZCE }}$ is less than $t_{\text {LZCE }}, t_{\text {HZOE }}$ is less than $t_{\text {LZOE }}$, and $t_{\text {HZWE }}$ is less than $t_{\text {LZWE }}$ for any given device.
9. $\mathrm{t}_{\text {HZOE }}$, thZCE , and $\mathrm{t}_{\text {HZWE }}$ are specified with $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ as in part (b) of AC Test Loads. Transition is measured $\pm 500 \mathrm{mV}$ from steady-state voltage.
10. The internal write time of the memory is defined by the overlap of $\overline{C E}$ LOW and $\overline{W E}$ LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
11. The minimum write cycle time for write cycle \#3 (WE controlled, OE LOW) is the sum of $\mathrm{t}_{\mathrm{HZWE}}$ and $\mathrm{t}_{\mathrm{SD}}$.

## Switching Waveforms

Read Cycle No. 1 ${ }^{[12,13]}$


Read Cycle No. $2{ }^{[13,14]}$


Notes:
12. Device is continuously selected. $\overline{\mathrm{OE}}, \overline{\mathrm{CE}}=\mathrm{V}_{\text {IL }}$.
13. WE is HIGH for read cycle.
14. Address valid prior to or coincident with CE transition LOW.

CY7C199

Switching Waveforms (continued)
Write Cycle No. 1 (WE Controlled) ${ }^{[10,15,16]}$


Write Cycle No. 2 ( $\overline{\text { CE }}$ Controlled) ${ }^{[10,15,16]}$


## Notes:

15. Data I/O is high impedance if $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IH}}$.
16. If CE goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.

Switching Waveforms (continued)
Write Cycle No. 3 (WE Controlled $\overline{\mathrm{OE}}$ LOW) ${ }^{[11,16]}$


## Typical DC and AC Characteristics



CY7C199

## Typical DC and AC Characteristics (continued)



Truth Table

| $\overline{\mathbf{C E}}$ | $\overline{\mathbf{W E}}$ | $\overline{\mathbf{O E}}$ | Inputs/Outputs | Mode | Power |
| :---: | :---: | :---: | :--- | :--- | :--- |
| H | X | X | High Z | Deselect/Power-down | Standby ( $\left.\mathrm{I}_{\mathrm{SB}}\right)$ |
| L | H | L | Data Out | Read | Active $\left(\mathrm{I}_{\mathrm{CC}}\right)$ |
| L | L | X | Data In | Write | Active $\left(\mathrm{I}_{\mathrm{CC}}\right)$ |
| L | H | H | High Z | Deselect, Output disabled | Active $\left(\mathrm{I}_{\mathrm{CC}}\right)$ |

Ordering Information

| Speed <br> (ns) | Ordering Code | Package <br> Diagram | Opackage Type <br> Range |  |
| :---: | :--- | :---: | :--- | :--- |
| 12 | CY7C199-12ZXC | $51-85071$ | 28-pin TSOP I (Pb-free) | Commercial |
| 15 | CY7C199-15ZXC | $51-85071$ | $28-$ pin TSOP I (Pb-free) | Commercial |
|  | CY7C199L-15ZXC |  |  | Commercial |
| 20 | CY7C199-20PXC | $51-85014$ | $28-$ pin (300-Mil) Molded DIP (Pb-free) |  |

CY7C199

## Package Diagrams

## 28-pin (300-Mil) PDIP (51-85014)



DIMENSIONS IN INCHES [MM] MIN.
REFERENCE JEDEC MO-095 PACKAGE WEIGHT: 2.15 gms


LEAD END OPTION
51-85014-*D
(LEAD \#1, 14, 15 \& 28)


CY7C199

Package Diagrams (continued)
28-pin TSOP Type 1 ( $8 \times 13.4 \mathrm{~mm}$ ) (51-85071)



All products and company names mentioned in this document are the trademarks of their respective holders.

CY7C199

## Document History Page

| Document Title: CY7C199 32K x 8 Static RAM <br> Document Number: 38-05160 |  |  |  |  |
| :---: | :---: | :---: | :---: | :--- |
| REV. | ECN NO. | Issue <br> Date | Orig. of <br> Change | Description of Change |
| ** | 109971 | $10 / 28 / 01$ | SZV | Change from Spec number: 38-00239 to 38-05160 |
| *A | 121730 | $01 / 09 / 02$ | DFP | Updated Product Offering table |
| *B | 492500 | See ECN | NXR | Removed 8 ns, 10 ns, 25 ns, $35 \mathrm{~ns}, 45 \mathrm{~ns}$ speed bins <br> Removed 28-Lead (300-Mil) CerDIP, 28-Pin Rectangular Leadless Chip <br> Carrier, 28-Lead Molded SOIC, 28-Lead Molded SOJ packages from product <br> offering <br> Changed the description of IIx from Input Load Current to Input Leakage <br> Current in DC Electrical Characteristics table <br> Removed IOS parameter from DC Electrical Characteristics Table <br> Updated Ordering Information Table |

