

CY7C1021V

Features

- 3.3V operation (3.0V-3.6V)
- High speed
 - t_{AA} = 10/12/15 ns
- CMOS for optimum speed/power
- Low Active Power (L version) — 576 mW (max.)
- Low CMOS Standby Power (L version) — 1.80 mW (max.)
- Automatic power-down when deselected
- Independent control of upper and lower bits
- Available in 44-pin TSOP II and 400-mil SOJ
- Available in a 48-Ball Mini BGA package

Functional Description

The CY7C1021V is a high-performance CMOS static RAM organized as 65,536 words by 16 bits. This device has an automatic power-down feature that significantly reduces power consumption when deselected.


64K x 16 Static RAM

Writing to the device is accomplished by taking Chip Enable (\overline{CE}) and Write Enable (\overline{WE}) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O₁ through I/O₈), is written into the location specified on the address pins (A₀ through A₁₅). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O₉ through I/O₁₆) is written into the location specified on the address pins (A₀ through A₁₅).

Reading from the device is accomplished by taking Chip Enable (\overline{CE}) and Output Enable (\overline{OE}) LOW while forcing the Write Enable (\overline{WE}) HIGH. If Byte Low Enable (\overline{BLE}) is LOW, then data from the memory location specified by the address pins will appear on I/O₁ to I/O₈. If Byte High Enable (\overline{BHE}) is LOW, then data from memory will appear on I/O₉ to I/O₁₆. See the truth table at the back of this data sheet for a complete description of read and write modes.

The input/output pins (I/O₁ through I/O₁₆) are placed in a high-impedance state when the device is deselected (\overline{CE} HIGH), the outputs are disabled (\overline{DE} HIGH), the \overline{BHE} and \overline{BLE} are disabled (\overline{BHE} , \overline{BLE} HIGH), or during a write operation (\overline{CE} LOW, and \overline{WE} LOW).

The CY7C1021V is available in 400-mil-wide SOJ, standard 44-pin TSOP Type II, and in 48-ball mini BGA packages.




Selection Guide

			7C1021V-10	7C1021V-12	7C1021V-15
Maximum Access Time (ns)			10	12	15
Maximum Operating Current (mA)	Commercial		210	200	190
		L	160	150	140
Maximum CMOS Standby Current (mA)	Commercial		5	5	5
		L	0.500	0.500	0.500

Cypress Semiconductor Corporation



Pin Configurations (continued)



Maximum Ratings

(Above which the useful life may be impaired. For user guide- lines, not tested.)
Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage on V_{CC} to Relative $GND^{[1]}$ –0.5V to +4.6V
DC Voltage Applied to Outputs in High Z State $^{[1]}$ 0.5V to $V_{CC}\text{+}0.5\text{V}$
DC Input Voltage ^[1] 0.5V to V _{CC} +0.5V
Notes

Current into Outputs (LOW)	20 mA
Static Discharge Voltage (per MIL-STD-883, Method 3015)	>2001V
Latch-Up Current	>200 mA

Operating Range

Range	Ambient Temperature ^[2]	V _{cc}
Commercial	0°C to +70°C	$3.3V \pm 10\%$
Industrial	–40°C to +85°C	3.3V ± 10%

1. V_{IL} (min.) = -2.0V for pulse durations of less than 20 ns. 2. T_A is the "instant on" case temperature.



Electrical Characteristics Over the Operating Range	
---	--

			7C1021V-10		7C1021V-12		7C1021V-15		
Parameter	Description	Test Conditions	Min.	Max.	Min.	Max.	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	$V_{CC} = Min.,$ $I_{OH} = -4.0 \text{ mA}$	2.4		2.4		2.4		V
V _{OL}	Output LOW Voltage	V_{CC} = Min., I_{OL} = 8.0 mA		0.4		0.4		0.4	V
V _{IH}	Input HIGH Voltage		2.2	V _{CC} + 0.3V	2.2	V _{CC} + 0.3V	2.2	V _{CC} + 0.3V	V
V _{IL}	Input LOW Voltage ^[1]		-0.3	0.8	-0.3	0.8	-0.3	0.8	V
I _{IX}	Input Load Current	$GND \leq V_I \leq V_{CC}$	-1	+1	-1	+1	-1	+1	μA
I _{OZ}	Output Leakage Current	$GND \leq V_1 \leq V_{CC},$ Output Disabled	-1	+1	-1	+1	-1	+1	μA
I _{CC}	V _{CC} Operating	V _{CC} = Max.,		210		200		190	mA
	Supply Current	$I_{OUT} = 0 \text{ mA},$ $f = f_{MAX} = 1/t_{RC}$		160		150		140	mA
I _{SB1}	Automatic CE Power-Down Current —TTL Inputs	$\begin{array}{l} \text{Max. } V_{\text{CC}}, \ \overline{\text{CE}} \geq V_{\text{IH}} \\ V_{\text{IN}} \geq V_{\text{IH}} \text{ or} \\ V_{\text{IN}} \leq V_{\text{IL}}, \ f = f_{\text{MAX}} \end{array}$		40		40		40	mA
I _{SB2}	Automatic CE	<u>Ma</u> x. V _{CC} ,		5		5		5	mA
	Power-Down Current —CMOS Inputs	$\begin{array}{c} CE \geq V_{CC} - 0.3V, \\ V_{IN} \geq V_{CC} - 0.3V, \\ \text{or } V_{IN} \leq 0.3V, \ f = 0 \end{array} L$		500		500		500	μA


Capacitance^[3]

Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz}$	6	pF
C _{OUT}	Output Capacitance		8	pF

Note:

3. Tested initially and after any design or process changes that may affect these parameters.

AC Test Loads and Waveforms





Switching Characteristics^[4] Over the Operating Range

		7C10	21V-10	7C10	21V-12	7C10	21V-15	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYCLE	E		•	•				
t _{RC}	Read Cycle Time	10		12		15		ns
t _{AA}	Address to Data Valid		10		12		15	ns
t _{OHA}	Data Hold from Address Change	3		3		3		ns
t _{ACE}	CE LOW to Data Valid		10		12		15	ns
t _{DOE}	OE LOW to Data Valid		4		6		7	ns
t _{LZOE}	OE LOW to Low Z	0		0		0		ns
t _{HZOE}	OE HIGH to High Z ^[5, 6]		5		6		7	ns
t _{LZCE}	CE LOW to Low Z ^[6]	3		3		3		ns
t _{HZCE}	CE HIGH to High Z ^[5, 6]		5		6		7	ns
t _{PU}	CE LOW to Power-Up	0		0		0		ns
t _{PD}	CE HIGH to Power-Down		12		12		15	ns
t _{DBE}	Byte Enable to Data Valid		5		6		7	ns
t _{LZBE}	Byte Enable to Low Z	0		0		0		ns
t _{HZBE}	Byte Disable to High Z		5		6		7	ns
WRITE CYCL	E ^[7]							
t _{WC}	Write Cycle Time	10		12		15		ns
t _{SCE}	CE LOW to Write End	8		9		10		ns
t _{AW}	Address Set-Up to Write End	7		8		10		ns
t _{HA}	Address Hold from Write End	0		0		0		ns
t _{SA}	Address Set-Up to Write Start	0		0		0		ns
t _{PWE}	WE Pulse Width	8		8		10		ns
t _{SD}	Data Set-Up to Write End	6		6		8		ns
t _{HD}	Data Hold from Write End	0		0		0		ns
t _{LZWE}	WE HIGH to Low Z ^[6]	3		3		3		ns
t _{HZWE}	WE LOW to High Z ^[5, 6]		5		6		7	ns
t _{BW}	Byte Enable to End of Write	8		8		9		ns

Data Retention Characteristics Over the Operating Range (L version only)

Parameter	Description		Conditions ^[10]	Min.	Max.	Unit
V _{DR}	V_{CC} for Data Retention			2.0		V
I _{CCDR}	Data Retention Current	Com'l	$\begin{array}{l} \frac{V_{CC}}{CE} = V_{DR} = 2.0V, \\ \overline{CE} \geq V_{CC} - 0.3V, \\ V_{IN} \geq V_{CC} - 0.3V \text{ or } V_{IN} \leq 0.3V \end{array}$		100	μΑ
t _{CDR} ^[8]	Chip Deselect to Data Retention Time			0		ns
t _R ^[9]	Operation Recovery Time			t _{RC}		ns

Notes:

 I_{0L}/I_{0H} and 30-pF load capacitance. 5. t_{HZOE} , t_{HZEE} , t_{HZEE} , and t_{HZWE} are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage. 6. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZOE} , t_{HZOE} , and t_{HZWE} is less than t_{ZWE} for any given device. 7. The internal write time of the memory is defined by the overlap of CE LOW, WE LOW and BHE / BLE LOW. CE, WE and BHE / BLE must be LOW to initiate a write, and the transition of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write. 8. Tested initially and after any design or process changes that may affect these parameters. 9. $t_r \leq 3$ ns for the -12 and -15 speeds. $t_r \leq 5$ ns for the -20 and slower speeds. 10. No input may exceed $V_{CC} + 0.5V$.


^{4.} Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I_{OL}/I_{OH} and 30-pF load capacitance.




Data Retention Waveform



Switching Waveforms



Read Cycle No. 2 (OE Controlled)^[12, 13]




Notes:

- 11. Device is continuously selected. \overline{OE} , \overline{CE} , \overline{BHE} and/or $\overline{BHE} = V_{IL}$.
- WE is HIGH for read cycle.
 Address valid prior to or coincident with CE transition LOW.




Switching Waveforms (continued)

Write Cycle No. 1 ($\overline{\text{CE}}$ Controlled)^[14, 15]



Write Cycle No. 2 (BLE or BHE Controlled)




Notes:

Data I/O is high impedance if OE or BHE and/or BLE = V_{IH}.
 If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.



Switching Waveforms (continued)

Write Cycle No. 3 (WE Controlled, LOW)



Truth Table

CE	OE	WE	BLE	BHE	I/O ₁ –I/O ₈	I/O ₉ –I/O ₁₆	Mode	Power
Н	Х	Х	Х	Х	High Z	High Z	Power-Down	Standby (I _{SB})
L	L	Н	L	L	Data Out	Data Out	Read - All bits	Active (I _{CC})
			L	Н	Data Out	High Z	Read - Lower bits only	Active (I _{CC})
			Н	L	High Z	Data Out	Read - Upper bits only	Active (I _{CC})
L	Х	L	L	L	Data In	Data In	Write - All bits	Active (I _{CC})
			L	Н	Data In	High Z	Write - Lower bits only	Active (I _{CC})
			Н	L	High Z	Data In	Write - Upper bits only	Active (I _{CC})
L	Н	Н	Х	Х	High Z	High Z	Selected, Outputs Disabled	Active (I _{CC})
L	Х	Х	Н	Н	High Z	High Z	Selected, Outputs Disabled	Active (I _{CC})




Ordering Information

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
10	CY7C1021V33-10BAC	BA48	48-Ball Mini Ball Grid Array (7.00 mm x 7.00 mm)	Commercial
	CY7C1021V33-10VC	V34	44-Lead (400-Mil) Molded SOJ	
	CY7C1021V33L-10VC	V34	44-Lead (400-Mil) Molded SOJ	
	CY7C1021V33-10ZC	Z44	44-Lead TSOP Type II	
	CY7C1021V33L-10ZC	Z44	44-Lead TSOP Type II	
12	CY7C1021V33-12BAC	BA48	48-Ball Mini Ball Grid Array (7.00 mm x 7.00 mm)	Commercial
	CY7C1021V33-12VC	V34	44-Lead (400-Mil) Molded SOJ	
	CY7C1021V33L-12VC	V34	44-Lead (400-Mil) Molded SOJ	
	CY7C1021V33-12ZC	Z44	44-Lead TSOP Type II	
	CY7C1021V33L-12ZC	Z44	44-Lead TSOP Type II	
	CY7C1021V33-12BAI	BA48	48-Ball Mini Ball Grid Array (7.00 mm x 7.00 mm)	Industrial
	CY7C1021V33-12VI	V34	44-Lead (400-Mil) Molded SOJ	
15	CY7C1021V33-15BAC	BA48	48-Ball Mini Ball Grid Array (7.00 mm x 7.00 mm)	Commercial
	CY7C1021V33L-15BAC	BA48	48-Ball Mini Ball Grid Array (7.00 mm x 7.00 mm)	
	CY7C1021V33-15VC	V34	44-Lead (400-Mil) Molded SOJ	
	CY7C1021V33L-15VC	V34	44-Lead (400-Mil) Molded SOJ	
	CY7C1021V33-15ZC	Z44	44-Lead TSOP Type II	
	CY7C1021V33L-15VC	Z44	44-Lead TSOP Type II	
	CY7C1021V33-15BAI	BA48	48-Ball Mini Ball Grid Array (7.00 mm x 7.00 mm)	Industrial
	CY7C1021V33L-15BAI	BA48	48-Ball Mini Ball Grid Array (7.00 mm x 7.00 mm)	1
	CY7C1021V33-15VI	V34	44-Lead (400-Mil) Molded SOJ	
	CY7C1021V33L-15ZI	Z44	44-Lead TSOP Type II	


Document #: 38-00544-D



Package Diagrams




48-Ball (7.00 mm x 7.00 mm) FBGA BA48



Downloaded from Elcodis.com electronic components distributor



Package Diagrams (continued)



© Cypress Semiconductor Corporation, 1999. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges.