Programmable Divide-By-N Dual 4-Bit Binary/BCD Down Counter

The MC14569B is a programmable divide—by—N dual 4—bit binary or BCD down counter constructed with MOS P—channel and N—channel enhancement mode devices (complementary MOS) in a monolithic structure.

This device has been designed for use with the MC14568B phase comparator/counter in frequency synthesizers, phase–locked loops, and other frequency division applications requiring low power dissipation and/or high noise immunity.

- Speed-up Circuitry for Zero Detection
- Each 4-Bit Counter Can Divide Independently in BCD or Binary Mode
- Can be Cascaded With MC14568B, MC14522B or MC14526B for Frequency Synthesizer Applications
- · All Outputs are Buffered
- Schmitt Triggered Clock Conditioning


MAXIMUM RATINGS* (Voltages Referenced to VSS)

Symbol	Parameter	Value	Unit
V _{DD}	DC Supply Voltage	- 0.5 to + 18.0	V
V _{in} , V _{out}	Input or Output Voltage (DC or Transient)	-0.5 to $V_{DD} + 0.5$	V
l _{in} , l _{out}	Input or Output Current (DC or Transient), per Pin	± 10	mA
PD	Power Dissipation, per Package†	500	mW
T _{stg}	Storage Temperature	- 65 to + 150	°C
TL	Lead Temperature (8–Second Soldering)	260	°C

^{*} Maximum Ratings are those values beyond which damage to the device may occur. †Temperature Derating:

Plastic "P and D/DW" Packages: – 7.0 mW/°C From 65°C To 125°C Ceramic "L" Packages: – 12 mW/°C From 100°C To 125°C

BLOCK DIAGRAM



REV 3 1/94

© Motorola, Inc. 1995

MC14569B



L SUFFIX CERAMIC CASE 620



P SUFFIX PLASTIC CASE 648



DW SUFFIX SOIC CASE 751G

ORDERING INFORMATION

MC14XXXBCP Plastic MC14XXXBCL Ceramic MC14XXXBDW SOIC

 $T_A = -55^{\circ}$ to 125° C for all packages.



ELECTRICAL CHARACTERISTICS (Voltages Referenced to V_{SS})

		V _{DD}	- 5	5°C		25°C		125	5°C	
Characteristic	Symbol	Vdc	Min	Max	Min	Тур#	Max	Min	Max	Unit
Output Voltage "0" Level Vin = VDD or 0	VOL	5.0 10 15	_ _ _	0.05 0.05 0.05	_ _ _	0 0 0	0.05 0.05 0.05	_ _ _	0.05 0.05 0.05	Vdc
V _{in} = 0 or V _{DD} "1" Level	VOH	5.0 10 15	4.95 9.95 14.95	_ _ _	4.95 9.95 14.95	5.0 10 15	_ _ _	4.95 9.95 14.95	_ _ _	Vdc
Input Voltage "0" Level (V _O = 4.5 or 0.5 Vdc) (V _O = 9.0 or 1.0 Vdc) (V _O = 13.5 or 1.5 Vdc)	VIL	5.0 10 15	_ _ _	1.5 3.0 4.0	_ _ _	2.25 4.50 6.75	1.5 3.0 4.0	_ _ _	1.5 3.0 4.0	Vdc
$(V_O = 0.5 \text{ or } 4.5 \text{ Vdc})$ "1" Level $(V_O = 1.0 \text{ or } 9.0 \text{ Vdc})$ $(V_O = 1.5 \text{ or } 13.5 \text{ Vdc})$	VIH	5.0 10 15	3.5 7.0 11	_ _ _	3.5 7.0 11	2.75 5.50 8.25	_ _ _	3.5 7.0 11	_ _ _	Vdc
Output Drive Current (VOH = 2.5 Vdc) Source (VOH = 4.6 Vdc) (VOH = 9.5 Vdc) (VOH = 13.5 Vdc)	ІОН	5.0 5.0 10 15	- 3.0 - 0.64 - 1.6 - 4.2	_ _ _ _	- 2.4 - 0.51 - 1.3 - 3.4	- 4.2 - 0.88 - 2.25 - 8.8	_ _ _ _	- 1.7 - 0.36 - 0.9 - 2.4	_ _ _ _	mAdc
$(V_{OL} = 0.4 \text{ Vdc})$ Sink $(V_{OL} = 0.5 \text{ Vdc})$ $(V_{OL} = 1.5 \text{ Vdc})$	lOL	5.0 10 15	0.64 1.6 4.2	_ _ _	0.51 1.3 3.4	0.88 2.25 8.8	 - -	0.36 0.9 2.4		mAdc
Input Current	l _{in}	15		±0.1	_	±0.00001	±0.1	_	±1.0	μAdc
Input Capacitance (Vin = 0)	C _{in}	_	_	_	_	5.0	7.5	_		pF
Quiescent Current (Per Package)	I _{DD}	5.0 10 15	_ _	5.0 10 20		0.005 0.010 0.015	5.0 10 20	_	150 300 600	μAdc
Total Supply Current**† (Dynamic plus Quiescent, Per Package) (C _L = 50 pF on all outputs, all buffers switching)	ΙΤ	5.0 10 15			$I_{T} = (1$.58 μΑ/kHz) † .20 μΑ/kHz) † .95 μΑ/kHz) †	f + I _{DD}			μAdc

[#]Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

$$I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) \text{ Vfk}$$

where: I_T is in μ A (per package), C_L in pF, V = (V_{DD} - V_{SS}) in volts, f in kHz is input frequency, and k = 0.001.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, $precautions\ must\ be\ taken\ to\ avoid\ applications\ of\ any\ voltage\ higher\ than\ maximum\ rated\ voltages\ to\ this\ high-impedance$ circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $V_{SS} \le (V_{in} \text{ or } V_{out}) \le V_{DD}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}). Unused outputs must

be left open.

^{**} The formulas given are for the typical characteristics only at 25 $^{\circ}\text{C}.$

[†]To calculate total supply current at loads other than 50 pF:

SWITCHING CHARACTERISTICS* ($C_L = 50 \text{ pF}, T_A = 25^{\circ}C$)

		V _{DD}		All Types		
Characteristic	Symbol	Vdc	Min	Typ #	Max	Unit
Output Rise Time	TLH	5.0 10 15	_ _ _	100 50 40	200 100 80	ns
Output Fall Time	tthL	5.0 10 15	_ _ _	100 50 40	200 100 80	ns
Turn–On Delay Time Zero Detect Output	[‡] PLH	5.0 10 15	_ _ _	420 175 125	700 300 250	ns
Q Output		5.0 10 15	_ _ _	675 285 200	1200 500 400	ns
Turn–Off Delay Time Zero Detect Output	[‡] PHL	5.0 10 15	_ _ _	380 150 100	600 300 200	ns
Q Output		5.0 10 15	_ _ _	530 225 155	1000 400 300	ns
Clock Pulse Width	t₩H	5.0 10 15	300 150 115	100 45 30	_ _ _	ns
Clock Pulse Frequency	f _C l	5.0 10 15	_ _ _	3.5 9.5 13.0	2.1 5.1 7.8	MHz
Clock Pulse Rise and Fall Time	t _{TLH} , t _{THL}	5.0 10 15		NO LIMIT		μs

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

SWITCHING WAVEFORMS




Figure 1.




Figure 2.

PIN DESCRIPTIONS

INPUTS

P0, **P1**, **P2**, **P3** (**Pins 3**, **4**, **5**, **6**) — Preset Inputs. Programmable inputs for the least significant counter. May be binary or BCD depending on the control input.

P4, **P5**, **P6**, **P7** (**Pins 11**, **12**, **13**, **14**) — Preset Inputs. Programmable inputs for the most significant counter. May be binary or BCD depending on the control input.

Clock (Pin 9) — Preset data is decremented by one on each positive transition of this signal.

OUTPUTS

Zero Detect (Pin 1) — This output is normally low and goes high for one clock cycle when the counter has decremented to zero.

Q (Pin 15) — Output of the last stage of the most significant counter. This output will be inactive unless the preset input P7 has been set high.

CONTROLS

Cascade Feedback (Pin 7) — This pin is normally set high. When low, loading of the preset inputs (P0 through P7) is inhibited, i.e., P0 through P7 are "don't cares." Refer to Table 1 for output characteristics.

CTL₁ (Pin 2) — This pin controls the counting mode of the least significant counter. When set high, counting mode is BCD. When set low, counting mode is binary.

CTL₂ (Pin 10) — This pin controls the counting mode of the most significant counter. When set high, counting mode is BCD. When set low, counting mode is binary.

SUPPLY PINS

Vss (Pin 18) — Negative Supply Voltage. This pin is usually connected to ground.

V_{DD} (Pin 16) — Positive Supply Voltage. This pin is connected to a positive supply voltage ranging from 3.0 volts to 18.0 volts.


OPERATING CHARACTERISTICS

The MC14569B is a programmable divide—by–N dual 4—bit down counter. This counter may be programmed (i.e., preset) in BCD or binary code through inputs P0 to P7. For each counter, the counting sequence may be chosen independently by applying a high (for BCD count) or a low (for binary count) to the control inputs CTL₁ and CTL₂.

The divide ratio N (N being the value programmed on the preset inputs P0 to P7) is automatically loaded into the counter as soon as the count 1 is detected. Therefore, a division ratio of one is not possible. After N clock cycles, one

pulse appears on the Zero Detect output. (See Timing Diagram.) The Q output is the output of the last stage of the most significant counter (See Tables 1 through 5, Mode Controls.)

When cascading the MC14569B to the MC14568B, MC14522B or the MC14526B, the Cascade Feedback input, Q, and Zero Detect outputs must be respectively connected to "0", Clock, and Load of the following counter. If the MC14569B is used alone, Cascade Feedback must be connected to V_{DD} .






Table 1. Mode Controls (Cascade Feedback = Low)

Counter Co	ntrol Values	Divide Ratio		
CTL ₁	CTL ₂	Zero Detect	Q	
0	0	256	256	
0	1	160	160	
1	0	160	160	
1	1	100	100	

NOTE: Data Preset Inputs (P0–P7) are "Don't Cares" while Cascade Feedback is Low.

 $\textbf{Table 2. Mode Controls} \; (\text{CTL}_1 = \text{Low}, \, \text{CTL}_2 = \text{Low}, \, \text{Cascade Feedback} = \text{High})$

			Preset	Inputs				Divide	Ratio	
P7	P6	P5	P4	P3	P2	P1	P0	Zero Detect	Q	Comments
0	0	0	0	0	0	0	0	256	256	Max Count
0	0	0	0	0	0	0	1	X	X	Illegal State
0	0	0	0	0	0	1	0	2	X	Min Count
0	0	0	0	0	0	1	1	3	Х	
		•				•			X	
		•	٠ .	٠ .	•	•	٠ .		Х	
		•	٠ .	٠ .		•	٠ .		X	
0	0	0	0	1	1	1	1	15	X	
0	0	0	1	0	0	0	0	16	Х	
		•	•	•		•	•		Х	
		•	١.	١.		•	•		Х	
		•				•			Х	
0	0	1	0	0	0	0	0	32	X	
		•		•		•			X	
		•		١.	.	•			X	
		•				•			X	
0	1	0	0	0	0	0	0	64	X	
		•				•			X	
		•				•			X	
		•		٠ .	•	•			Х	
0	1	1	1	1	1	1	1	127	Х	
1	0	0	0	0	0	0	0	128	128	Q Output Active
		•	٠ .	١.		•	٠ .			
		•	٠ .	٠ .	•	•	٠ .		•	
		•		٠ .	•	•				
1	0	0	0	1	0	0	0	136	136	
		•	•	•	•	•	•			
		•	٠ .	١.	•	•	٠ .			
		•	١ .	١.	•	•	١.		•	
1	1	1	1	1	1	1	1	255	255	Y
27	26	25	24	23	22	21	20			
128	64	32	16	8	4	2	1			Bit Value
	Coun	ter #2			Count	ter #1				Counting
	Bin	ary			Bin	ary				Sequence

X = No Output (Always Low)

Table 3. Mode Controls (CTL₁ = High, CTL₂ = Low, Cascade Feedback = High)

				Inputs	11.010 (0	<u> </u>			Ratio	
P7	P6	P5	P4	P3	P2	P1	P0	Zero Detect	Q	Comments
0	0	0	0	0	0	0	0	160	160	Max Count
0	0	0	0	0	0	0	1	X	x	Illegal State
0	0	0	0	0	0	1	0	2	X	Min Count
0	0	0	0	0	0	1	1	3	X	
•	•	•	•		•	•	•	•	X	
•	•	•	•	·	•	•	•		X	
•	•	•		;	•	•	;	•	X	
0 0	0	0 0	0	1 0	0	0 0	1	9	X X	
•	0			'	0		0	10	x x	
	:		:	:	:	•	:		X	
	:	:	:	:			:		X	
0	0	0	1	1	0	0	1	19	x	
0	0	1	0	0	0	0	0	20	X	
•				•		•		•	x	
•						•			X	
•				١.	•	•			x	
0	0	1	1	0	0	0	0	30	X	
•		•		١.	•	•		•	X	
•	•	•			•	•			X	
•	•	•	•	٠ ا	•	•	•	•	X	
0	1	0	0	0	0	0	0	40	X	
•	•	•	· ·	١ ٠	•	•	٠ ا	•	X	
•	•	•	· ·	١ .	•	•	· ·	•	X	
0	•	•			•	•		• 50	X X	
0	1	0	1	0	0	0	0	50 •	x x	
•	:	:	:	:		•	:	:	X	
	.	`.	:	:			:		X	
0	1	1	0	0	0	0	0	60	X	
•		•		•		•		•	X	
•		•			•	•		•	x	
•		•				•		•	X	
0	1	1	1	0	0	0	0	70	X	
•	•	•			•	•		•	X	
•	•	•		١ ٠	•	•		•	X	
•	•	•			•	•		•	X	O Outro t A di
1	0	0	0	0	0	0	0	80	80	Q Output Active
•	•	•	•	'	•	•	•	•	:	
•	:		:	:		•	:		:	
1	0	0	1	0	0	0	0	• 90	90	
	.	l .	:	.	.		.	•	".	
			.	.	.	•	.	•	.	
•						•		•		
1	1	1	1	0	0	0	0	150	150	
•				•	•	•		•	•	
•		•	•	•	•	•		•	•	
•	•	•		•	•	•		•	•	
1	1	1	1	1	0	0	1	159	159	Ψ
80	80 40 20 10 8 4 2 1							Bit Value		
	Coun				Count					Counting
	Bin	ary			ВС	טי				Sequence

X = No Output (Always Low)

 $\textbf{Table 4. Mode Controls} \; (\text{CTL}_1 = \text{Low}, \, \text{CTL}_2 = \text{High}, \, \text{Cascade Feedback} = \text{High})$

				Values					Ratio	3 /
P7	P6	P5	P4	P3	P2	P1	P0	Zero Detect	Q	Comments
0	0	0	0	0	0	0	0	160	160	Max Count
0	0	0	0	0	0	0	1	Х	X	Illegal State
0	0	0	0	0	0	1	0	2	X	Min Count
0	0	0	0	0	0	1	1	3	X	
•	١ .	•	١ .	١ ٠	•	•	١ .	•	Х	
•	•	•	٠ .	٠ ا	•	•	٠ .	•	X	
•		•			•	•		•	X	
0	0	0	0	1	1	1	1	15	X	
0	0	0	1	0	0	0	0	16	X	
	•	•	٠ ا	•	•	•	٠ ا	•	Х	
•	•	•	· ·	·	•	•	·	•	X	
	•	•	:	:	•	•	:	•	X	
0	0	0	1	1	1	1	1	31	X	
0	0	1	0	0	0	0	0	32	X	
•	•	•	٠ ا	٠ ا	•	•		•	X	
•	•	•	٠ ا	•	•	•	٠ ا	•	X	
0	0	1		0	0	0	0	• 48	X X	
0	"		1				l	40	_ ^	
	•	•	•	•	•	•	١ .	•	'	
•	•	•	•	•	•	•	•	•	•	
0	1	0	0	0	0	0	0	• 64	X	
.		•	Ι .	l .		•		•	· ·	
`	`		`.	.			`.			
.	.	•	.	.			.	•	•	
0	1	0	1	0	0	0	0	80	X	
	•		
	۱.		١.	١.			١.	•		
	.									
0	1	1	1	0	0	0	0	112	Х	
		•		•	•	•		•		
		•				•		•		
	٠ .	•	٠ ا	•	•	•	١.	•		
1	0	0	0	0	0	0	0	128	128	Q Output Active
•	•	•	·	·	•	•	·	•	•	
•	•	•	٠ ا	•	•	•	٠ ا	•	•	
	<u>•</u>	•	l •	<u>•</u>	•	•	· .	•	•	
1	0	0	1	0	0	0	0	144	144	
•	•	•		•	•	•		•	•	
	•	•	٠ ا	•	•	•	٠ ا	•	•	
	•	•			•	•		450	450	↓
1	0	0	1	1	1	1	1	159	159	₹
27	26	25	24	23	22	21	20			B 11.1.1.1
128	64	32	16	8	4	2	1			Bit Value
	Counter #2 Counter #1						Counting			
	ВС	D			Bin	ary				Sequence


X = No Output (Always Low)


 $\textbf{Table 5. Mode Controls} \; (\text{CTL}_1 = \text{High, CTL}_2 = \text{High, Cascade Feedback} = \text{High})$

P7					Values		•			Ratio	3 /
O	P7	P6	P5	P4	P3	P2	P1	P0		Q	Comments
O	0	0	0	0	0	0	0	0	100	100	Max Count
0	0	0	0	0	0	0	0	1		X	illegal state
. 	0	0	0	0	0	0	1	0		X	Min Count
	0	0	0	0	0	0	1	1	3		
	•	 •	•		•	•	•	٠ .	•		
0	•	· •	•		•	•	•		•		
0		1		I							
	0	0	0	1	0	0	0	0	10		
	•	· •	•		•	•	•	٠ ا	•		
0	•	•	•		•	•	•		•		
				l				l			
	0	0	1	1	0	0	0	0	30		
	•							I	-		
0	•	•	•	•	•	•	•	٠ ا	•		
								l			
. .	_	ł			_			ł			
. .	_	l -	_	_	-				-		
0								ł			
. .	l			l				l			
. .											
. .	-										
0 1 1 1 0 0 0 0 70 X		ł						ł			
. .								l			
. .	-				-			ł			
. X 1 0 0 0 0 0 80 80 Q Output Active .							-	I			
1 0 0 0 0 0 0 80 80 Q Output Active .								l			
. .	l	ı		I				l			Q Output Active
. .					_		_	ł			
1 0 0 1 0 0 0 0 90 90 1 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 99 99 99 99 99 99 99 90		.					•				
1 0 0 1 1 0 0 1 99 99 80 40 20 10 8 4 2 1 Bit Value Counter #2 Counter #1 Counting		•			.	.	•		•		
1 0 0 1 1 0 0 1 99 99 80 40 20 10 8 4 2 1 Bit Value Counter #2 Counter #1 Counting	1	0	0	1	0	0	0	0	90	90	
1 0 0 1 1 0 0 1 99 99 80 40 20 10 8 4 2 1 Bit Value Counter #2 Counter #1 Counting		•		•	.	.	•	•		•	
1 0 0 1 1 0 0 1 99 99 ▼ 80 40 20 10 8 4 2 1 Bit Value Counter #2 Counter #1 Counting		•		•		•	•	•		•	
80 40 20 10 8 4 2 1 Bit Value Counter #2 Counter #1 Counting		•		•	.	•	•		•		
Counter #2 Counter #1 Counting	1	0	0	1	1	0	0	1	99	99	Y
	80	40	20	10	8	4	2	1			Bit Value
											Counting Sequence

X = No Output (Always Low)

TIMING DIAGRAM MC14569B





TYPICAL APPLICATIONS




Figure 3. Cascading MC14568B and MC14522B or MC14526B with MC14569B





Figure 4. Frequency Synthesizer with MC14568B and MC14569B Using a Mixer (Channel Spacing 10 kHz)

OUTLINE DIMENSIONS

L SUFFIX CERAMIC DIP PACKAGE CASE 620-10 ISSUE V



NOTES:

- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.


 2. CONTROLLING DIMENSION: INCH.

 3. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.

 4. DIMENSION F MAY NARROW TO 0.76 (0.030) WHERE THE LEAD ENTERS THE CERAMIC RODY.

	INC	HES	MILLIN	IETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.750	0.785	19.05	19.93	
В	0.240	0.295	6.10	7.49	
С		0.200		5.08	
D	0.015	0.020	0.39	0.50	
Е	0.050	BSC	1.27 BSC		
F	0.055	0.065	1.40	1.65	
G	0.100) BSC	2.54	BSC	
Н	0.008	0.015	0.21	0.38	
K	0.125	0.170	3.18	4.31	
L	0.300) BSC	7.62	BSC	
М	0°	15°	0 °	15°	
N	0.020	0.040	0.51	1.01	

P SUFFIX PLASTIC DIP PACKAGE CASE 648-08



NOTES:

- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

 2. CONTROLLING DIMENSION: INCH.


 3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.

 4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.

 5. ROUNDED CORNERS OPTIONAL.

	INC	HES	MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.740	0.770	18.80	19.55
В	0.250	0.270	6.35	6.85
С	0.145	0.175	3.69	4.44
D	0.015	0.021	0.39	0.53
F	0.040	0.70	1.02	1.77
G	0.100	BSC	2.54	BSC
Н	0.050	BSC	1.27	BSC
J	0.008	0.015	0.21	0.38
K	0.110	0.130	2.80	3.30
L	0.295	0.305	7.50	7.74
M	0°	10°	0°	10 °
S	0.020	0.040	0.51	1.01

OUTLINE DIMENSIONS



- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: MILLIMETER.
 DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.

 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER
- 5 DIMENSION DIDOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR
 PROTRUSION SHALL BE 0.13 (0.005) TOTAL IN EXCESS OF D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	10.15	10.45	0.400	0.411
В	7.40	7.60	0.292	0.299
С	2.35	2.65	0.093	0.104
D	0.35	0.49	0.014	0.019
F	0.50	0.90	0.020	0.035
G	1.27	BSC	0.050	BSC
J	0.25	0.32	0.010	0.012
K	0.10	0.25	0.004	0.009
M	0 °	7 °	0 °	7 °
Р	10.05	10.55	0.395	0.415
R	0.25	0.75	0.010	0.029

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and Marare registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1-800-441-2447 or 602-303-5454

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE 602-244-6609 INTERNET: http://Design-NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, 6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-81-3521-8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298



MC14569B/D