

128K x 8 Static RAM

Features

- Pin- and function-compatible with CY7C1018BV33
- · High speed
 - $-t_{AA} = 10 \text{ ns}$
- CMOS for optimum speed/power
- Center power/ground pinout
- · Data retention at 2.0V
- Automatic power-down when deselected
- Easy memory expansion with CE and OE options
- Available in Pb-free and non Pb-free 300-mil-wide 32-pin SOJ

Functional Description^[1]

The CY7C1018CV33 is a high-performance CMOS static RAM organized as 131,072 words by 8 bits. Easy memory expansion is provided by an active LOW Chip Enable ($\overline{\text{CE}}$), an active LOW Output Enable ($\overline{\text{OE}}$), and tri-state drivers. This

device has an automatic power-down feature that significantly reduces power consumption when deselected.


<u>Writing</u> to the device is <u>accomplished</u> by taking Chip Enable ($\overline{\text{CE}}$) and Write Enable ($\overline{\text{WE}}$) inputs LOW. Data on the eight I/O pins (I/O₀ through I/O₇) is then written into the location specified on the address pins (A₀ through A₁₆).

Reading from the device is accomplished by taking Chip Enable ($\overline{\text{OE}}$) and Output Enable ($\overline{\text{OE}}$) LOW while forcing Write Enable (WE) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The eight input/output pins (I/O $_0$ through I/O $_7$) are placed in a high-impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), or during a write operation (CE LOW, and WE LOW).

The CY7C1018CV33 is available in a standard 300-mil-wide SOJ.

Logic Block Diagram



Pin Configurations

SOJ						
	T	op Vie	w			
A ₀ A ₁ A ₂ A ₃ CE I/O ₀ I/O ₁ V _{SS} I/O ₂ I/O ₃ WE A ₄ A ₅ A ₆ A ₇	☐ 1 ☐ 2 ☐ 3 ☐ 4 ☐ 5 ☐ 6 ☐ 7 ☐ 8 ☐ 10 ☐ 11 ☐ 12 ☐ 13 ☐ 14 ☐ 15 ☐ 16		32 31 30 29 28 27 26 25 24 23 22 21 20 19 18		A ₁₆ A ₁₅ A ₁₄ A ₁₃ OE I/O ₇ I/O ₆ Vss Vcc I/O ₅ I/O ₄ A ₁₂ A ₁₁ A ₁₀ A ₉	

Note:

Cypress Semiconductor Corporation Document #: 38-05131 Rev. *D

198 Champion Court •

San Jose, CA 95134-1709

-1709 • 408-943-2600 Revised August 3, 2006

^{1.} For guidelines on SRAM system designs, please refer to the 'System Design Guidelines' Cypress application note, available on the internet at www.cypress.com.



Selection Guide

		-10	-12	-15	Unit
Maximum Access Time		10	12	15	ns
Maximum Operating Current Comm'l		90	85	80	mA
	Ind'l		85		mA
Maximum Standby Current	•	5	5	5	mA

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature-65°C to +150°C

Ambient Temperature with

Power Applied......–55°C to +125°C

Supply Voltage on V_{CC} Relative to $GND^{[2]}\,...\,-0.5V$ to + 4.6V

DC Voltage Applied to Outputs^[6]

in High-Z State-0.5V to V_{CC} + 0.5V

DC Input Voltage^[2].....-0.5V to V_{CC} + 0.5V

Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	> 2001V
Latch-up Current	> 200 mA

Operating Range

Range	Ambient Temperature	V _{CC}	
Commercial	0°C to +70°C	$3.3V \pm 10\%$	
Industrial	–40°C to +85°C	$3.3\text{V} \pm 10\%$	

Electrical Characteristics Over the Operating Range

				-10			-12	-15		
Parameter	Description	Test Conditio	ns	Min.	Max.	Min.	Max.	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	V_{CC} = Min., I_{OH} = - 4.0 mA		2.4		2.4		2.4		V
V _{OL}	Output LOW Voltage	V _{CC} = Min., I _{OL} = 8.0 mA			0.4		0.4		0.4	V
V _{IH}	Input HIGH Voltage			2.0	$V_{CC} + 0.3$	2.0	$V_{CC} + 0.3$	2.0	$V_{CC} + 0.3$	V
V _{IL}	Input LOW Voltage ^[2]			-0.3	0.8	-0.3	0.8	-0.3	0.8	V
I _{IX}	Input Leakage Current	$GND \leq V_I \leq V_CC$		–1	+1	-1	+1	– 1	+1	μА
I _{OZ}		GND ≤ V _I ≤ V _{CC} , Output Disabled		– 1	+1	– 1	+1	– 1	+1	μА
I _{CC}	V _{CC} Operating	V _{CC} = Max.,	Comm'l		90		85		80	mΑ
		$I_{OUT} = 0 \text{ mA},$ $f = f_{MAX} = 1/t_{RC}$	Ind'I				85			mA
I _{SB1}		Max. V _{CC} , CE ≥ V _{IH}	Comm'l		15		15		15	mΑ
	Power-down Current —TTL Inputs	$V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$, $f = f_{MAX}$	Ind'I				15			mA
I _{SB2}	Automatic CE	Max. V _{CC} ,	Comm'l		5		5		5	mA
	Power-down Current —CMOS Inputs	$CE \ge V_{CC} - 0.3V$, $V_{IN} \ge V_{CC} - 0.3V$, or $V_{IN} \le 0.3V$, $f = 0$	Ind'I				5			mA

Capacitance^[3]

Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	8	pF
C _{OUT}	Output Capacitance	$V_{CC} = 3.3V$	8	pF


Notes:


- 2. V_{IL} (min.) = -2.0V for pulse durations of less than 20 ns.
- 3. Tested initially and after any design or process changes that may affect these parameters.

Document #: 38-05131 Rev. *D



AC Test Loads and Waveforms^[4]





Switching Characteristics Over the Operating Range^[5]

		_	10	-	12	-15		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cycle		· I		I	I	ı	II.	
t _{RC}	Read Cycle Time	10		12		15		ns
t _{AA}	Address to Data Valid		10		12		15	ns
t _{OHA}	Data Hold from Address Change	3		3		3		ns
t _{ACE}	CE LOW to Data Valid		10		12		15	ns
t _{DOE}	OE LOW to Data Valid		5		6		7	ns
t _{LZOE}	OE LOW to Low-Z	0		0		0		ns
t _{HZOE}	OE HIGH to High-Z ^[6, 7]		5		6		7	ns
t _{LZCE}	CE LOW to Low-Z ^[7]	3		3		3		ns
t _{HZCE}	CE HIGH to High-Z ^[6, 7]		5		6		7	ns
t _{PU} ^[8]	CE LOW to Power-up	0		0		0		ns
t _{PD} ^[8]	PD ^[8] CE HIGH to Power-down		10		12		15	ns
Write Cycle ^{[9,}	10]	1	•	•	•	•	•	_
t _{WC}	Write Cycle Time	10		12		15		ns
t _{SCE}	CE LOW to Write End	8		9		10		ns
t _{AW}	Address Set-up to Write End	8		9		10		ns
t _{HA}	Address Hold from Write End	0		0		0		ns
t _{SA}	Address Set-up to Write Start	0		0		0		ns
t _{PWE}	WE Pulse Width	7		8		10		ns
t _{SD}	Data Set-up to Write End	5		6		8		ns
t _{HD}	Data Hold from Write End	0		0		0		ns
t _{LZWE}	WE HIGH to Low-Z ^[7]	3		3		3		ns
t _{HZWE}	WE LOW to High-Z ^[6, 7]		5		6		7	ns

Notes:

- AC characteristics (except High-Z) for all speeds are tested using the Thèvenin load shown in Figure (a). High-Z characteristics are tested for all speeds using the test load shown in Figure (c).
- 5. 6. 7. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V. theoretical transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V. theoretical transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V. theoretical transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V. theoretical transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V. theoretical transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V. theoretical transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V. theoretical transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V. theoretical transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V. theoretical transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V. theoretical transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V. theoretical transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V. the 1.5V in the 1.5V input pulse levels of 0 to 3.0V. the 1.5V input pulse levels of 0 to 3.0V input pulse levels of 0 to 3.0V. the 1.5V input pulse levels of 0 to 3.0V input pulse lev
- At any given temperature and voltage condition, t_{HZCE} is less than t_{LZOE} , t_{HZOE} is less than t_{LZOE} , and t_{HZWE} is less than t_{LZWE} for any given device.
- This parameter is guaranteed by design and is not tested.


 The internal Write time of the memory is defined by the overlap of CE LOW and WE LOW. CE and WE must be LOW to initiate a Write, and the transition of any of these signals can terminate the Write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the Write.

 The minimum Write cycle time for Write Cycle No. 3 (WE controlled, OE LOW) is the sum of t_{HZWE} and t_{SD}.




Switching Waveforms


Read Cycle No. 1^[11, 12]



Read Cycle No. 2 (OE Controlled)[12, 13]



Write Cycle No. 1 (CE Controlled)[14, 15]



Notes:


- 11. Device is continuously selected. \overline{OE} , $\overline{CE} = V_{\parallel L}$.

- WE is HIGH for Read cycle.
 Address valid prior to or coinc<u>ide</u>nt with CE transition LOW.
 Data I/O is high impedance if OE = V_{IH}.
 If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.




Switching Waveforms (continued)

Write Cycle No. 2 (WE Controlled, OE HIGH During Write)[14, 15]



Write Cycle No. 3 (WE Controlled, OE LOW)[10, 15]



Truth Table

CE	OE	WE	I/O ₀ –I/O ₇	Mode	Power
Н	Х	Х	High-Z	Power-down	Standby (I _{SB})
L	L	Н	Data Out	Read	Active (I _{CC})
L	Х	L	Data In	Write	Active (I _{CC})
L	Н	Н	High-Z	Selected, Outputs Disabled	Active (I _{CC})

Note:

^{16.} During this period the I/Os are in the output state and input signals should not be applied.




Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
10	CY7C1018CV33-10VC	51-85041	32-lead 300-mil Molded SOJ	Commercial
12	CY7C1018CV33-12VC		32-lead 300-mil Molded SOJ	Commercial
	CY7C1018CV33-12VXI		32-lead 300-mil Molded SOJ (Pb-Free)	Industrial
15	CY7C1018CV33-15VXC		32-lead 300-mil Molded SOJ (Pb-Free)	Commercial

Package Diagram

32-lead (300-mil) Molded SOJ (51-85041)



All product and company names mentioned in this document are the trademarks of their respective holders.



Document History Page

	t Title: CY70 t Number: 3		28K x 8 Sta	tic RAM
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	109426	12/14/01	HGK	New Data Sheet
*A	113432	04/10/02	NSL	AC Test Loads split based on speed
*B	115046	05/30/02	HGK	I _{CC} and I _{SB1} modified
*C	116476	09/16/02	CEA	Add applications foot note on data sheet, pg 1
*D	493543	See ECN	NXR	Added Industrial Operating Range Removed 8 ns speed bin from Product offering Changed the description of I _{IX} from Input Load Current to Input Leakage Current in DC Electrical Characteristics table Removed I _{OS} parameter from DC Electrical Characteristics table Updated the Ordering Information Table

Document #: 38-05131 Rev. *D Page 7 of 7