

ADC0844/ADC0848 8-Bit μP Compatible A/D Converters with Multiplexer Options

General Description

The ADC0844 and ADC0848 are CMOS 8-bit successive approximation A/D converters with versatile analog input multiplexers. The 4-channel or 8-channel multiplexers can be software configured for single-ended, differential or pseudo-differential modes of operation.

The differential mode provides low frequency input common mode rejection and allows offsetting the analog range of the converter. In addition, the A/D's reference can be adjusted enabling the conversion of reduced analog ranges with 8-bit resolution.

The A/Ds are designed to operate from the control bus of a wide variety of microprocessors. TRI-STATE output latches that directly drive the data bus permit the A/Ds to be configured as memory locations or I/O devices to the microprocessor with no interface logic necessary.

Features

- Easy interface to all microprocessors
- Operates ratiometrically or with 5 V_{DC} voltage reference
- No zero or full-scale adjust required
- 4-channel or 8-channel multiplexer with address logic
- Internal clock
- 0V to 5V input range with single 5V power supply
- 0.3" standard width 20-pin or 24-pin DIP
- 28 Pin Molded Chip Carrier Package


Key Specifications

■ Resolution
 8 Bits
 ■ Total Unadjusted Error
 ±½ LSB and ± 1 LSB

Single SupplyLow Power5 V_{DC}15 mW

■ Conversion Time 40 µs


Block Diagram



* ADC0848 shown in DIP Package CH5-CH8 not included on the ADC0844


Connection Diagrams

Molded Chip Carrier Package




Top View See Ordering Information

Dual-In-Line Package



Dual-In-Line Package



Ordering Information

Temperature	Total Unadj	usted Error	MUX	Paakaga Outlina			
Range	±½ LSB	±1 LSB	Channels	Package Outline			
0°C to +70°C		ADC0844CCN		N20A			
0 0 10 +70 0		ADC0644CCN	4	Package Outline N20A Molded Dip N24C Molded Dip J20A Cerdip V28A Molded Chip Carrier V28A			
	ADC0848BCN	ADC0848CCN	0	N24C			
	ADC0040BCN	ADC0046CCN	0	Molded Dip			
	ADC0844BCJ*	ADC0844CCJ*	4	J20A			
	ADC0044BC3	ADC0844CC3	4	Cerdip			
	ADC0848BCV	ADC0848CCV	0	V28A			
-40°C to +85°C	ADC0040BCV	ADC0040CCV	0	Molded Chip Carrier			
				V28A			
	ADC0848BCVX	ADC0848CCVX	8	Molded Chip Carrier			
				in Tape and Reel			

^{*} Product/package combination obsolete; shown for reference only

Absolute Maximum Ratings (Notes 1, 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V_{CC}) 6.5V

Voltage

Logic Control Inputs -0.3V to +15V At Other Inputs and Outputs -0.3V to V_{CC} +0.3V

Input Current at Any Pin (Note 3) 5 mA

Package Input Current (Note 3) 20 mA Storage Temperature -65°C to +150°C

Package Dissipation at T_A=25°C 875 mW ESD Susceptibility (Note 4) 800V

Lead Temperature (Soldering, 10 seconds)

Dual-In-Line Package (Plastic)

260°C

Dual-In-Line Package (Ceramic) 300°C

Molded Chip Carrier Package

Vapor Phase (60 seconds) 215°C Infrared (15 seconds) 220°C

Operating Conditions (Notes 1, 2)

Supply Voltage (V_{CC}) 4.5 V_{DC} to 6.0 V_{DC} Temperature Range $T_{MIN} \le T_A \le T_{MAX}$ ADC0844CCN, $0^{\circ}C \le T_A \le 70^{\circ}C$

ADC0848BCN, ADC0848CCN

ADC0844BCJ *, $-40^{\circ}\text{C} \le T_{A} \le 85^{\circ}\text{C}$

ADC0844CCJ *,

ADC0848BCV, ADC0848CCV

Electrical Characteristics

The following specifications apply for $V_{CC} = 5 \ V_{DC}$ unless otherwise specified. **Boldface limits apply from T_{MIN} to T_{MAX}**; all other limits $T_A = T_i = 25^{\circ}C$.

P	0 4111		844BCJ (No 844CCJ (No	,	ADC084	,	CN C0848CCN C0848CCV		
Parameter	Conditions	Typ (Note 5)	Tested Limit (Note 6)	Design Limit (Note 7)	Typ (Note 5)	Tested Limit (Note 6)	Design Limit (Note 7)	Units	
CONVERTER AND MULTIPLEXER CHA	ARACTERISTICS								
Maximum Total	V_{REF} =5.00 V_{DC}								
Unadjusted Error	(Note 8)								
ADC0844BCN, ADC0848BCN, BCV						±1/2	±1/2	LSB	
ADC0844CCN, ADC0848CCN, CCV						±1	±1	LSB	
ADC0844CCJ (Note 12)			±1					LSB	
Minimum Reference Input Resistance		2.4	1.1		2.4	1.2	1.1	kΩ	
Maximum Reference Input Resistance		2.4	5.9		2.4	5.4	5.9	kΩ	
Maximum Common-Mode Input Voltage	(Note 9)		V _{CC} +0.05			V _{CC} +0.05	V _{CC} +0.05	V	
Minimum Common-Mode Input Voltage	(Note 9)		GND-0.05		GND-0.05		GND-0.05	V	
DC Common-Mode Error	Differential Mode	±1/16	±1/4		±1/16	±1/4	±1/4	LSB	
Power Supply Sensitivity	V _{CC} =5V±5%	±1/16	±1/8		±1/16	±1/8	±1/8	LSB	
	(Note 10)								
	On Channel=5V,		-1			-0.1	-1	μΑ	
Off Channel Leakage Current	Off Channel=0V								
	On Channel=0V,		1			0.1	1	μΑ	
	Off Channel=5V								
DIGITAL AND DC CHARACTERISTICS									
V _{IN(1)} , Logical "1" Input Voltage (Min)	V _{CC} =5.25V		2.0			2.0	2.0	V	
V _{IN(0)} , Logical "0" Input Voltage (Max)	V _{CC} =4.75V		0.8			0.8	0.8	V	
I _{IN(1)} , Logical "1" Input Current (Max)	V _{IN} =5.0V	0.005	1		0.005		1	μA	
I _{IN(0)} , Logical "0" Input Current (Max)	V _{IN} =0V	-0.005	-1		-0.005		-1	μΑ	
	V _{CC} =4.75V,								
V _{OUT(1)} , Logical "1" Output Voltage	I _{OUT} =-360 μA		2.4			2.8	2.4	V	
(Min)	I _{OUT} =-10 μA		4.5			4.6	4.5	V	
								V	

^{*} Product/package combination obsolete; shown for reference only.

Electrical Characteristics (Continued)

The following specifications apply for $V_{CC} = 5 \ V_{DC}$ unless otherwise specified. **Boldface limits apply from T_{MIN} to T_{MAX};** all other limits $T_A = T_i = 25$ °C.

Parameter	Conditions	l	344BCJ (N 344CCJ (N	,	ADC0848 ADC0848	Limit			
raianietei	Conditions	Typ (Note 5)	Tested Limit (Note 6)	Design Limit (Note 7)	Typ (Note 5)	Tested Limit (Note 6)	Design Limit (Note 7)	Units	
DIGITAL AND DC CHARACTERISTICS									
V _{OUT(0)} , Logical "0" Output Voltage (Max)	V _{CC} =4.75V, I _{OUT} =1.6 mA		0.4			0.34	0.4	V	
I _{OUT} , TRI-STATE Output Current (Max)	V _{OUT} =0V	-0.01	-3		-0.01	-0.3	-3	μΑ	
COUT, TRI-STATE Output Guitent (Max)	V _{OUT} =5V	0.01	3		0.01	0.3	3	μΑ	
I _{SOURCE} , Output Source Current (Min)	V _{OUT} =0V	-14	-6.5		-14	-7.5	-6.5	mA	
I _{SINK} , Output Sink Current (Min)	V _{OUT} =V _{CC}	16	8.0		16	9.0	8.0	mA	
I _{CC} , Supply Current (Max)	CS =1, V _{REF} Open	1	2.5		1	2.3	2.5	mA	

AC Electrical Characteristics


The following specifications apply for $V_{CC} = 5V_{DC}$, $t_r = t_f = 10$ ns unless otherwise specified. **Boldface limits apply from T_{MIN} to T_{MAX}**; all other limits $T_A = T_j = 25$ °C.

Parameter	Conditions	Typ (Note 5)	Tested Limit (Note 6)	Design Limit (Note 7)	Units
t _C , Maximum Conversion Time (See Graph)		30	40	60	μs
t _{W(WR)} , Minimum WR Pulse Width	(Note 11)	50	150		ns
t _{ACC} , Maximum Access Time (Delay from Falling Edge of RD to Output Data Valid)	C _L = 100 pF (Note 11)	145		225	ns
t_{1H} , t_{0H} , TRI-STATE Control (Maximum Delay from Rising Edge of \overline{RD} to Hi-Z State)	$C_L = 10 \text{ pF}, R_L = 10 \text{k}$ (Note 11)	125		200	ns
$t_{WI},t_{RI},$ Maximum Delay from Falling Edge of \overline{WR} or \overline{RD} to Reset of \overline{INTR}	(Note 11)	200	400		ns
t _{DS} , Minimum Data Set-Up Time	(Note 11)	50	100		ns
t _{DH} , Minimum Data Hold Time	(Note 11)	0	50		ns
C _{IN} , Capacitance of Logic Inputs		5			pF
C _{OUT} , Capacitance of Logic Outputs		5		·	pF


- **Note 1:** Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.
- Note 2: All voltages are measured with respect to the ground pins.
- **Note 3:** When the input voltage (V_{IN}) at any pin exceeds the power supply rails $(V_{IN} < V^-$ or $V_{IN} > V^+)$ the absolute value of the current at that pin should be limited to 5 mA or less. The 20 mA package input current limits the number of pins that can exceed the power supply boundaries with a 5 mA current limit to four.
- Note 4: Human body model, 100 pF discharged through a 1.5 k Ω resistor.
- Note 5: Typical figures are at 25°C and represent most likely parametric norm.
- Note 6: Tested limits are guaranteed to National's AOQL (Average Outgoing Quality Level).
- Note 7: Design limits are guaranteed by not 100% tested. These limits are not used to calculate outgoing quality levels.
- Note 8: Total unadjusted error includes offset, full-scale, linearity, and multiplexer error.
- Note 9: For $V_{IN}(-) \ge V_{IN}(+)$ the digital output code will be 0000 0000. Two on-chip diodes are tied to each analog input, which will forward-conduct for analog input voltages one diode drop below ground or one diode drop greater than V_{CC} supply. Be careful during testing at low V_{CC} levels (4.5V), as high level analog inputs (5V) can cause this input diode to conduct, especially at elevated temperatures, and cause errors for analog inputs near full-scale. The spec allows 50 mV forward bias of either diode. This means that as long as the analog V_{IN} does not exceed the supply voltage by more than 50 mV, the output code will be correct. To achieve an absolute 0 V_{DC} to 5 V_{DC} input voltage range will therefore require a minimum supply voltage of 4.950 V_{DC} over temperature variations, initial tolerance and loading.
- Note 10: Off channel leakage current is measured after the channel selection.
- Note 11: The temperature coefficient is 0.3%/°C.
- Note 12: This product/package combination is obsolete. Shown for reference only.

Typical Performance Characteristics


Logic Input Threshold Voltage vs. Supply Voltage




Power Supply Current vs. Temperature



Conversion Time vs. V_{SUPPLY}




Output Current vs. Temperature




00501632





00501634


Conversion Time vs. Temperature




00501636

Typical Performance Characteristics (Continued)


Unadjusted Offset Error vs.




TRI-STATE Test Circuits and Waveforms




 $t_r = 20 \text{ ns}$







t_r = 20 ns



Leakage Current Test Circuit




Timing Diagrams




Note 13: Read strobe must occur at least 600 ns after the assertion of interrupt to guarantee reset of $\overline{\text{INTR}}$.

Note 14: MA stands for MUX address.

Using the Previously Selected Channel Configuration and Starting a Conversion





Functional Description

The ADC0844 and ADC0848 contain a 4-channel and 8-channel analog input multiplexer (MUX) respectively. Each MUX can be configured into one of three modes of operation differential, pseudo-differential, and single ended. These modes are discussed in the Applications Information Section. The specific mode is selected by loading the MUX address latch with the proper address (see Table 1 and Table 2). Inputs to the MUX address latch (MA0-MA4) are common with data bus lines (DB0-DB4) and are enabled when the \overline{RD} line is high. A conversion is initiated via the \overline{CS} and WR lines. If the data from a previous conversion is not read, the INTR line will be low. The falling edge of WR will reset the INTR line high and ready the A/D for a conversion cycle. The rising edge of WR, with RD high, strobes the data on the MA0/DB0-MA4/DB4 inputs into the MUX address latch to select a new input configuration and start a conversion. If the RD line is held low during the entire low period of WR the previous MUX configuration is retained, and the data of the previous conversion is the output on lines DB0-DB7. After the conversion cycle ($t_C \le 40 \mu s$), which is set by the internal clock frequency, the digital data is transferred to the output latch and the INTR is asserted low. Taking CS and RD low resets INTR output high and outputs the conversion result on the data lines (DB0-DB7).

Applications Information

1.0 MULTIPLEXER CONFIGURATION

The design of these converters utilizes a sampled-data comparator structure which allows a differential analog input to be converted by a successive approximation routine.

The actual voltage converted is always the difference between an assigned "+" input terminal and a "-" input terminal. The polarity of each input terminal of the pair being converted indicates which line the converter expects to be the most positive. If the assigned "+" input is less than the "-" input the converter responds with an all zeros output code.

A unique input multiplexing scheme has been utilized to provide multiple analog channels. The input channels can be software configured into three modes: differential, single ended, or pseudo-differential. Figure 1 shows the three modes using the 4-channel MUX ADC0844. The eight inputs of the ADC0848 can also be configured in any of the three modes. In the differential mode, the ADC0844 channel inputs are grouped in pairs, CH1 with CH2 and CH3 with CH4. The polarity assignment of each channel in the pair is interchangeable. The single-ended mode has CH1-CH4 assigned as the positive input with the negative input being the analog ground (AGND) of the device. Finally, in the pseudodifferential mode CH1-CH3 are positive inputs referenced to CH4 which is now a pseudo-ground. This pseudo-ground input can be set to any potential within the input commonmode range of the converter. The analog signal conditioning required in transducer-based data acquisition systems is significantly simplified with this type of input flexibility. One converter package can now handle ground referenced inputs and true differential inputs as well as signals with some arbitrary reference voltage.


The analog input voltages for each channel can range from 50 mV below ground to 50 mV above $V_{\rm CC}$ (typically 5V) without degrading conversion accuracy.

TABLE 1. ADC0844 MUX ADDRESSING


	MUX A	ddress		CS	WR	RD	Channel#				MUX Mode	
MA3	MA2	MA1	MA0	CS	Wh	שא	CH1	CH2	СНЗ	CH4	AGND	WIOX WIOGE
X	L	L	L	L		Н	+	_				
Х	L	L	Н	L	□ F	Н	_	+				Differential
Х	L	Н	L	L		Н			+	-		Dillerential
Х	L	Н	Н	L		Н			-	+		
L	Н	L	L	L		Н	+				_	
L	Н	L	Н	L	□ F	Н		+			_	Cinalo Endod
L	Н	Н	L	L		Н			+		-	Single-Ended
L	Н	Н	Н	L		Н				+	_	
Н	Н	L	L	L		Н	+			_		Decode
Н	Н	L	Н	L	ᄺ	Н		+		_		Pseudo- Differential
Н	Н	Н	L	L		Н			+	_		Dillerential
X	Х	Х	Х	L	□ F	L	Previous Channel Configuration					

X = don't care


4 Single-Ended



2 Differential



3 Pseudo-Differential



Combined




FIGURE 1. Analog Input Multiplexer Options

2.0 REFERENCE CONSIDERATIONS

The voltage applied to the reference input of these converters defines the voltage span of the analog input (the difference between $V_{\text{IN}(\text{MAX})}$ and $V_{\text{IN}(\text{MIN})})$ over which the 256 possible output codes apply. The devices can be used in either ratiometric applications or in systems requiring absolute accuracy. The reference pin must be connected to a voltage source capable of driving the minimum reference input resistance of 1.1 k Ω . This pin is the top of a resistor divider string used for the successive approximation conversion.

In a ratiometric system (*Figure 2a*), the analog input voltage is proportional to the voltage used for the A/D reference. This voltage is typically the system power supply, so the $V_{\rm REF}$ pin can be tied to $V_{\rm CC}$. This technique relaxes the stability requirements of the system reference as the analog input and A/D reference move together maintaining the same output code for a given input condition. For absolute accuracy (*Figure 2b*), where the analog input varies between very specific voltage limits, the reference pin can be biased with a time and temperature stable voltage source. The LM385 and LM336 reference diodes are good low current devices to use with these converters.

The maximum value of the reference is limited to the $V_{\rm CC}$ supply voltage. The minimum value, however, can be quite small (see Typical Performance Characteristics) to allow direct conversions of transducer outputs providing less than a 5V output span. Particular care must be taken with regard to noise pickup, circuit layout and system error voltage sources when operating with a reduced span due to the increased sensitivity of the converter (1 LSB equals $V_{\rm REF}/256$).

3.0 THE ANALOG INPUTS

3.1 Analog Differential Voltage Inputs and Common-Mode Rejection

The differential input of these converters actually reduces the effects of common-mode input noise, a signal common to both selected "+" and "-" inputs for a conversion (60 Hz is most typical). The time interval between sampling the "+" input and then the "-" inputs is 1/2 of a clock period. The change in the common-mode voltage during this short time interval can cause conversion errors. For a sinusoidal common-mode signal this error is:

$$V_{\text{ERROR}(\text{MAX})} = V_{\text{peak}} (2\pi f_{\text{CM}}) \times 0.5 \times \left(\frac{\text{t}_{\text{C}}}{8}\right)$$

where f_{CM} is the frequency of the common-mode signal, $V_{\rm peak}$ is its peak voltage value and t_C is the conversion time. For a 60 Hz common-mode signal to generate a $1\!\!/4$ LSB error ($\approx\!\!5$ mV) with the converter running at 40 μS , its peak value would have to be 5.43V. This large a common-mode signal is much greater than that generally found in a well designed data acquisition system.

TABLE 2. ADC0848 MUX Addressing

	MU	X Addı	ess		cs	WR	RD					Chann	el				MIIV Mada
MA4	MA3	MA2	MA1	MA0	CS	WH	RD	CH1	CH2	СНЗ	CH4	CH5	СН6	CH7	CH8	AGND	MUX Mode
X	L	L	L	L	L		Н	+	_								
Χ	L	L	L	Н	L		Н	_	+								
Χ	L	L	Н	L	L		Н			+	_						
Χ	L	L	Н	Н	L	ᄺ	Н			_	+						Differential
Χ	L	Н	L	L	L		Н					+	_				Dillerential
Χ	L	Н	L	Н	L		Н					_	+				
Χ	L	Н	Н	L	L		Н							+	_		
X	L	Н	Н	Н	L		Н							_	+		
L	Н	L	L	L	L		Н	+								_	
L	Н	L	L	Н	L		Н		+							_	
L	Н	L	Н	L	L		Н			+						_	
L	Н	L	Н	Н	L	ᄺ	Н				+					_	Single-Ended
L	Н	Н	L	L	L		Н					+				_	Olligic Eriaca
L	Н	Н	L	Н	L		Н						+			_	
L	Н	Н	Н	L	L		Н							+		_	
L	Н	Н	Н	Н	L		Н								+	_	
Н	Н	L	L	L	L		Н	+							_		
Н	Н	L	L	Н	L		Н		+						_		
Н	Н	L	Н	L	L		Н			+					_		Pseudo-
Н	Н	L	Н	Н	L	7LF	Н				+				_		Differential
Н	Н	Н	L	L	L		Н					+			_		2oronda
Н	Н	Н	L	Н	L		Н						+		_		
Н	Н	Н	Н	L	L		Н							+	_		
X	Х	Х	Х	Х	L	7_F	L			Prev	ious Ch	nannel	Config	uration			

12

3.2 Input Current

Due to the sampling nature of the analog inputs, short duration spikes of current enter the "+" input and exit the "-" input at the clock edges during the actual conversion. These currents decay rapidly and do not cause errors as the internal comparator is strobed at the end of a clock period. Bypass capacitors at the inputs will average these currents and cause an effective DC current to flow through the output resistance of the analog signal source. Bypass capacitors should not be used if the source resistance is greater than 1 $k\Omega$.

3.3 Input Source Resistance

The limitation of the input source resistance due to the DC leakage currents of the input multiplexer is important. A worst-case leakage current of \pm 1 μA over temperature will create a 1 mV input error with a 1 $k\Omega$ source resistance. An op amp RC active low pass filter can provide both impedance buffering and noise filtering should a high impedance signal source be required.

4.0 OPTIONAL ADJUSTMENTS

4.1 Zero Error

The zero of the A/D does not require adjustment. If the minimum analog input voltage value, $V_{\rm IN(MIN)},$ is not ground, a zero offset can be done. The converter can be made to output 0000 0000 digital code for this minimum input voltage by biasing any $V_{\rm IN}$ (–) input at this $V_{\rm IN(MIN)}$ value. This is useful for either differential or pseudo-differential modes of input channel configuration.


The zero error of the A/D converter relates to the location of the first riser of the transfer function and can be measured by grounding the V $^-$ input and applying a small magnitude positive voltage to the V $^+$ input. Zero error is the difference between actual DC input voltage which is necessary to just cause an output digital code transition from 0000 0000 to 0000 0001 and the ideal ½ LSB value (½ LSB=9.8 mV for $V_{\rm REF}{=}5.000~V_{\rm DC}$).


4.2 Full-Scale

The full-scale adjustment can be made by applying a differential input voltage which is 1 $\frac{1}{2}$ LSB down from the desired analog full-scale voltage range and then adjusting the magnitude of the V_{REF} input for a digital output code changing from 1111 1110 to 1111 1111.

4.3 Adjusting for an Arbitrary Analog Input Voltage Range

If the analog zero voltage of the A/D is shifted away from ground (for example, to accommodate an analog input signal which does not go to ground), this new zero reference should be properly adjusted first. A $\rm V_{IN}$ (+) voltage which equals this desired zero reference plus ½ LSB (where the LSB is calculated for the desired analog span, 1 LSB = analog span/256) is applied to selected "+" input and the zero reference voltage at the corresponding "-" input should then be adjusted to just obtain the $\rm 00_{HEX}$ to $\rm 01_{HEX}$ code transition.





b) Absolute with a Reduced Span

FIGURE 2. Referencing Examples

The full-scale adjustment should be made [with the proper V_{IN} (-) voltage applied] by forcing a voltage to the V_{IN} (+) input which is given by:


$$V_{IN}$$
 (+) fs adj = $V_{MAX} - 1.5 \left[\frac{(V_{MAX} - V_{MIN})}{256} \right]$

where V_{MAX} =the high end of the analog input range and V_{MIN} =the low end (the offset zero) of the analog range. (Both are ground referenced.)


The V_{REF} (or V_{CC}) voltage is then adjusted to provide a code change from FE_{HEX} to FF_{HEX} . This completes the adjustment procedure.


For an example see the Zero-Shift and Span Adjust circuit below.

Zero-Shift and Span Adjust (2V \(\subseteq V_{IN} \le 5V \)




Differential Voltage Input 9-Bit A/D






Protecting the Input




Diodes are 1N914

High Accuracy Comparators



DO = all 1s if $V_{IN}(+)>V_{IN}(-)$ DO = all 0s if $V_{IN}(+)< V_{IN}(-)$

Operating with Automotive Ratiometric Transducers




* $V_{IN}(-)$ =0.15 V_{CC} 15% of $V_{CC} \le V_{XDR} \le 85\%$ of V_{CC}

A Stand Alone Circuit NSL5027 (8 PL) OUT VREF (8 PL) DIS DB7 Q1 CH2 (11) 14 DB6 Q2 СНЗ (12) 15 DB5 D3 Q3 CH4 (13) 16 CH5 MA4/DB4 D4 **Q4** D.U.T. MM74C374 СН6 (14) 17 Q5 MA3/DB3 D5 CH7 (15) 18 СН8 MA2/DB2 D6 Q6 10 (7) AGND (16) 19 MA1/DB1 D7 Q7 12 (10) 18 DGND MAO/DBO D8 Q8 RD INTR CS 1/6 MM74C14 (19) 22 21 05 04 03 02 01 200 pF MA4 25k DIS2 MA3 IN4 MM80C95 MA2 IN3 MM74C14 MA1 DIS1 IN2 MAO IN1 00501625

Note: DUT pin numbers in parentheses are for ADC0844, others are for ADC0848.


Start a Conversion without Updating the Channel Configuration



 $\overline{\text{CS}} \bullet \overline{\text{WR}}$ will update the channel configuration and start a conversion.

CS •RD will read the conversion data and start a new conversion without updating the channel configuration.

Waiting for the end of this conversion is not necessary. A $\overline{\text{CS}} \bullet \overline{\text{WR}}$ can immediately follow the $\overline{\text{CS}} \bullet \overline{\text{RD}}$.



SAMPLE PROGRAM FOR ADC0844—INS8039 INTERFACE CONVERTING TWO RATIOMETRIC, DIFFERENTIAL SIGNALS

			ORG	0H	
0000	04 10		JMP	BEGIN	;START PROGRAM AT ADDR 10
			ORG	10H	;MAIN PROGRAM
0010	B9 FF	BEGIN:	MOV	R1,#0FFH	;LOAD R1 WITH A UNUSED ADDR
					;LOCATION
0012	B8 20		MOV	R0,#20H	;A/D DATA ADDRESS
0014	89 FF		ORL	P1,#0FFH	;SET PORT 1 OUTPUTS HIGH
0016	23 00		MOV	A,00H	;LOAD THE ACC WITH A/D MUX DATA
					;CH1 AND CH2 DIFFERENTIAL
0018	14 50		CALL	CONV	;CALL THE CONVERSION SUBROUTINE
001A	23 02		MOV	A,#02H	;LOAD THE ACC WITH A/D MUX DATA
					;CH3 AND CH4 DIFFERENTIAL
001C	18		INC	R0	;INCREMENT THE A/D DATA ADDRESS
001D	14 50		CALL	CONV	;CALL THE CONVERSION SUBROUTINE
			CONTINUE N	MAIN PROGRAM	
			;CONVERSIO	N SUBROUTINE	
			;ENTRY:ACC-	—A/D MUX DATA	
			;EXIT: ACC—	CONVERTED DATA	

www.national.com

99 FE

91

CONV:

@R1,A

50H

P1,#0FEH

;CHIP SELECT THE A/D

;LOAD A/D MUX & START CONVERSION

ORG

ANL

MOVX

0050

0052


NICONIN

0000

SAMPLE PROGRAM FOR ADC0844—INS8039 INTERFACE CONVERTING TWO RATIOMETRIC, DIFFERENTIAL SIGNALS (Continued)

0053	09	LOOP:	IN	A,P1	;INPUT INTR STATE
0054	32 53		JB1	LOOP	;IF INTR = 1 GOTO LOOP
0056	81		MOVX	A,@R1	;IF INTR = 0 INPUT A/D DATA
0057	89 01		ORL	P1,&01H	;CLEAR THE A/D CHIP SELECT
0059	A0		MOV	@R0,A	;STORE THE A/D DATA
005A	83		RET		;RETURN TO MAIN PROGRAM

I/O Interface to NSC800




SAMPLE PROGRAM FOR ADC0848—NSC800 INTERFACE

-011


8000		NCONV	EQU	16	
000F		DEL	EQU	15	;DELAY 50 µsec CONVERSION
001F		CS	EQU	1FH	;THE BOARD ADDRESS
3C00		ADDTA	EQU	003CH	;START OF RAM FOR A/D
					;DATA
0000'	08 09 0A 0B	MUXDTA:	DB	08H,09H,0AH,0BH	;MUX DATA
0004'	0C 0D 0E 0F		DB	0CH,0DH,0EH,0FH	
0008'	0E 1F	START:	LD	C,CS	
000A'	06 16		LD	B,NCONV	
000C'	21 0000'		LD	HL,MUXDTA	
000F'	11 003C		LD	DE,ADDTA	
0012'	ED A3	STCONV:	OUTI		;LOAD A/D'S MUX DATA
					;AND START A CONVERSION
0014'	EB		EX	DE,HL	;HL=RAM ADDRESS FOR THE
					;A/D DATA
0015'	3E 0F		LD	A,DEL	
0017'	3D	WAIT:	DEC	Α	;WAIT 50 µsec FOR THE
0018'	C2 0013'		JP	NZ,WAIT	CONVERSION TO FINISH
001B'	ED A2		INI		;STORE THE A/D'S DATA
					;CONVERTED ALL INPUTS?
001D'	EB		EX	DE,HL	
001E'	C2 000E'		JP	NZ,STCONV	;IF NOT GOTO STCONV
			END		

Note 15: This routine sequentially programs the MUX data latch in the signal-ended mode. For CH1-CH8 a conversion is started, then a 50 μ s wait for the A/D to complete a conversion and the data is stored at address ADDTA for CH1, ADDTA + 1 for CH2, etc.

Physical Dimensions inches (millimeters) unless otherwise noted




Ceramic Dual-In-Line Package (J) (product obsolete in this package) NS Package Number J20A




Molded Dual-In-Line Package (N) NS Package Number N20A

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



Molded Dual-In-Line Package (N) NS Package Number N24C

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

For the most current product information visit us at www.national.com.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

BANNED SUBSTANCE COMPLIANCE

National Semiconductor manufactures products and uses packing materials that meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no "Banned Substances" as defined in CSP-9-111S2.

Leadfree products are RoHS compliant.



National Semiconductor Americas Customer Support Center

Email: new.feedback@nsc.com Tel: 1-800-272-9959

www.national.com

National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530 85 86

Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 69 9508 6208
English Tel: +44 (0) 870 24 0 2171
Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560