# CX81801-7x/8x SmartV.XX Modem V.92/V.34/V.32bis Modem in 128-Pin TQFP with CX20493 SmartDAA® and Optional CX20442 Voice Codec

- -

Data Sheet



Doc. No. 102199B July 22, 2004

### Revision Record

Revision	Date	Comments	
Α	6/2/2003	Initial release.	
В	7/22/2004	Rev. B release.	

© 2003, 2004 Conexant Systems, Inc. All Rights Reserved.

Information in this document is provided in connection with Conexant Systems, Inc. ("Conexant") products. These materials are provided by Conexant as a service to its customers and may be used for informational purposes only. Conexant assumes no responsibility for errors or omissions in these materials. Conexant may make changes to specifications and product descriptions at any time, without notice. Conexant makes no commitment to update the information and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to its specifications and product descriptions.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Conexant's Terms and Conditions of Sale for such products, Conexant assumes no liability whatsoever.

THESE MATERIALS ARE PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESS OR IMPLIED, RELATING TO SALE AND/OR USE OF CONEXANT PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, CONSEQUENTIAL OR INCIDENTAL DAMAGES, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. CONEXANT FURTHER DOES NOT WARRANT THE ACCURACY OR COMPLETENESS OF THE INFORMATION, TEXT, GRAPHICS OR OTHER ITEMS CONTAINED WITHIN THESE MATERIALS. CONEXANT SHALL NOT BE LIABLE FOR ANY SPECIAL, INDIRECT, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, INCLUDING WITHOUT LIMITATION, LOST REVENUES OR LOST PROFITS, WHICH MAY RESULT FROM THE USE OF THESE MATERIALS.

Conexant products are not intended for use in medical, lifesaving or life sustaining applications. Conexant customers using or selling Conexant products for use in such applications do so at their own risk and agree to fully indemnify Conexant for any damages resulting from such improper use or sale.

The following are trademarks of Conexant Systems, Inc.: Conexant@ and the Conexant C symbol, and SmartDAA@. Product names or services listed in this publication are for identification purposes only, and may be trademarks of third parties. Third-party brands and names are the property of their respective owners.

For additional disclaimer information, please consult Conexant's Legal Information posted at www.conexant.com, which is incorporated by reference.

Reader Response: Conexant strives to produce quality documentation and welcomes your feedback. Please send comments and suggestions to tech.pubs@conexant.com. For technical questions, contact your local Conexant sales office or field applications engineer.

# **Contents**

1.	Intro	duction		1-1			
	1.1	Overview					
	1.2	.2 Applications					
	1.3	Features					
		1.3.1	General Modem Features	1-4			
		1.3.2	SmartDAA Features	1-5			
		1.3.3	Applications	1-5			
	1.4	Technical Overview					
		1.4.1	General Description				
		1.4.2	MCU Firmware				
		1.4.3	Operating Modes				
			1.4.3.1 Data/Fax Modes	1-6			
			1.4.3.2 V.44 Data Compression	1-7			
			1.4.3.3 Worldwide Operation	1-7			
			1.4.3.4 TAM Mode				
			1.4.3.5 Speakerphone Mode (S Models)	1-9			
		1.4.4	Reference Designs				
	1.5	Hardware Description					
		1.5.1	CX81801 Modem Device	1-9			
		1.5.2	Digital Isolation Barrier	1-10			
		1.5.3	CX20493 SmartDAA Line Side Device	1-10			
		1.5.4	CX20442 Voice Codec	1-10			
	1.6	AT Comr	mands	1-10			
2.	Technical Specifications						
	2.1	Serial D1	TE Interface Operation				
		2.1.1	Automatic Speed/Format Sensing				
	2.2	Parallel H	Host Bus Interface Operation				
	2.3	Establish	ning Data Modem Connections				
		2.3.1	Dialing				
		2.3.2	Telephone Number Directory				
		2.3.3	Modem Handshaking Protocol				
		2.3.4	Call Progress Tone Detection				
		2.3.5	Answer Tone Detection				
		2.3.6	Ring Detection				
		2.3.7	Billing Protection				
		2.3.8	Connection Speeds				
		2.3.9	Automode				
	2.4	Data Mo	de				

Conexant

		2.4.1	Speed Buf	ering (Normal Mode)		
		2.4.2	Flow Contr	ol		
		2.4.3	Escape Se	quence Detection		
		2.4.4	BREAK De	ection		
		2.4.5	Telephone	Line Monitoring		
		2.4.6	Fall Forwa	d/Fallback (V.92/V.90/V.34/V.32 bis/V.32)		
		2.4.7	Retrain			
		2.4.8	Programm	able Inactivity Timer		
		2.4.9	DTE Signa	Monitoring (Serial DTE Interface Only)		
	2.5	V.92 Fea	tures			
		2.5.1	Modem-or	-Hold		
		2.5.2	Quick Con	1ect		
		2.5.3	PCM Upst	eam		
	2.6	Error Co	rrection and	Data Compression		
		2.6.1	V.42 Error	Correction		
		2.6.2	MNP 2-4 E	rror Correction		
		2.6.3	V.44 Data	Compression		
		2.6.4	V.42 bis D	ata Compression		
		2.6.5	MNP 5 Dat	a Compression		
	2.7	Telepho	ny Extension	S		
		2.7.1	Line In Use	Detection		
		2.7.2	Extension	Pickup Detection		
		2.7.3	Remote Ha	ngup Detection		
	2.8	Fax Clas	s 1 and Fax (	Class 1.0 Operation		
	2.9	Point-of	-Sales Suppo	ort		
	2.10	0 Voice/Audio Mode				
		2.10.1	Online Voi	ce Command Mode		
		2.10.2	Voice Rece	vive Mode		
		2.10.3	Voice Tran	smit Mode		
		2.10.4	Full-Duple:	Receive and Transmit Mode		
		2.10.5	Audio Mod	e		
		2.10.6	Tone Dete	stors		
		2.10.7	Speakerph	one Mode		
	2.11	V.80 Syı	nchronous A	ccess Mode (SAM) - Video Conferencing		
	2.12	Full-Dup	lex Speakerp	hone (FDSP) Mode (S Models)		
	2.13	Caller ID				
	2.14	Worldwi	de Country S	Support		
	2.15	Diagnos	tics			
		2.15.1	Command	ed Tests		
		2.15.2	Power On	Reset Tests	2-11	
	2.16	Low Pov	ver Sleep Mo	de		
3.	Hard	ware Int	erface			
	3.1	CX81801 Modem Hardware Pins and Signals				
		3.1.1		o Parallel and Serial Interface Configurations		
		·	3.1.1.1	LSD Interface (Through DIB)		
			3.1.1.2	Call Progress Speaker Interface		
			3.1.1.3	Voice Relay Interface (S Models)		
			3.1.1.4	Serial EEPROM Interface		
			3.1.1.5	External Bus Interface		

		3.1.2	Serial Inter	rface Configuration Only	
			3.1.2.1	Serial DTE Interface and Indicator Outputs (PARIF = Low)	
		3.1.3	Parallel Int	terface Configuration Only (PARIF = High)	
			3.1.3.1	Parallel Host Bus Interface	
		3.1.4 CX81801 Modem Interface Signals			
	3.2	CX2049	3 LSD Hardw	vare Pins and Signals	3-22
		3.2.1	CX20493 l	LSD Signal Summary	
			3.2.1.1	Smart Modem Interface (Through DIB)	3-22
			3.2.1.2	Telephone Line Interface	
			3.2.1.3	Voltage References	
			3.2.1.4	General Purpose Input/Output	3-23
			3.2.1.5	No Connects	3-23
		3.2.2	CX20493 l	LSD Pin Assignments and Signal Definitions	3-23
	3.3	CX2044	2 VC Hardwa	are Pins and Signals (S Models)	3-28
		3.3.1	CX20442 \	/C Signal Summary	3-28
			3.3.1.1	Speakerphone Interface	
			3.3.1.2	Telephone Handset/Headset Interface	
			3.3.1.3	CX81801 Modem Interface	
			3.3.1.4	Host Interface	
		3.3.2	CX20442 \	/C Pin Assignments and Signal Definitions	3-29
	3.4	Electrica	3-35		
		3.4.1	Operating	Conditions, Absolute Maximum Ratings, and Power Requirements	3-35
		3.4.2	Interface a	nd Timing Waveforms	
			3.4.2.1	External Memory Bus Timing	
			3.4.2.2	Parallel Host Bus Timing	
			3.4.2.3	Serial DTE Interface	
	3.5	Crystal S	Specification	S	
4.	Packa	age Dim	ensions		4-1
5.	Paral	lel Host	Interface .		5-1
-	5.1				
	5.2			nitions	
	0.2	5.2.1	-	rupt Enable Register (Addr = 1, DLAB = 0)	
		5.2.2		) Control Register (Addr = 2, Write Only)	
		5.2.3		rupt Identifier Register (Addr = 2)	
		5.2.4		e Control Register (Addr = 3)	
		5.2.5		dem Control Register (Addr = 4)	
		5.2.6		e Status Register (Addr = 5)	
		5.2.7		dem Status Register (Addr = 6)	
		5.2.8		Buffer (Receiver Buffer Register) (Addr = 0, DLAB = 0)	
		5.2.9		Buffer (Transmitter Holding Register) (Addr = 0, DLAB = 0)	
		5.2.10		gisters (Addr = 0 and 1, DLAB = 1)	
	5.3			upt Operation	
	0.0	5.3.1		Data Available Interrupt	
		5.3.2		Character Timeout Interrupts	
	5.4			errupt Operation	
	0.1	5.4.1		er Empty Interrupt	
		÷		······································	

## **Figures**

Figure 1-1. SmartV.XX Modem Simplified Interface Diagram	1-3
Figure 1-2. SmartV.XX Modem Major Interfaces	1-3
Figure 2-1. TMIND# Test Results Pulse Cycles	2-12
Figure 3-1. CX81801 Modem Hardware Signals for Parallel Interface (PARIF = High)	3-4
Figure 3-2. CX81801 Modem 128-Pin TQFP Pin Signals for Parallel Interface (PARIF = High)	3-5
Figure 3-3. CX81801 Modem Hardware Signals for Serial Interface (PARIF = Low)	3-12
Figure 3-4. CX81801 Modem 128-Pin TQFP Pin Signals for Serial Interface (PARIF = Low)	3-13
Figure 3-5. CX20493 LSD Hardware Interface Signals	3-23
Figure 3-6. CX20493 LSD 28-Pin QFN Pin Signals	3-24
Figure 3-7. CX20442 VC Hardware Interface Signals	3-30
Figure 3-8. CX20442 VC 32-Pin TQFP Pin Signals	3-30
Figure 3-9. Waveforms - External Memory Bus	3-38
Figure 3-10. Waveforms - Parallel Host Bus	3-40
Figure 3-11. Waveforms - Serial DTE Interface	3-41
Figure 4-1. Package Dimensions - 128-Pin TQFP	4-2
Figure 4-2. Package Dimensions - 32-pin TQFP	4-3
Figure 4-3. Package Dimensions - 28-Pin QFN	4-4

## **Tables**

Table 1-2. Default Countries Supported1-	
Table 2-1. +MS Command Automode Connectivity	.3
Table 3-1. CX81801 Modem 128-Pin TQFP Pin Signals for Parallel Interface (PARIF = High)	-6
Table 3-2. CX81801 Modem Pin Signal Definitions for Parallel Interface (PARIF = High) 3-	-8
Table 3-3. CX81801 Modem 128-Pin TQFP Pin Signals for Serial Interface (PARIF = Low)	4
Table 3-4. CX81801 Modem Pin Signal Definitions for Serial Interface (PARIF = Low)	6
Table 3-5. CX81801 Modem I/O Type Definitions	21
Table 3-6. CX81801 Modem DC Electrical Characteristics	21
Table 3-7. CX20493 LSD 28-Pin QFN Pin Signals	24
Table 3-8. CX20493 LSD Hardware Signal Definitions	25
Table 3-9. CX20493 LSD GPIO DC Electrical Characteristics	27
Table 3-10. CX20493 AVdd DC Electrical Characteristics	27
Table 3-11. CX20442 VC 32-Pin TQFP Pin Signals	31
Table 3-12. CX20442 VC Pin Signal Definitions	32
Table 3-13. CX20442 VC DC Electrical Characteristics	3
Table 3-14. CX20442 VC Analog Electrical Characteristics	
Table 3-15. Operating Conditions	\$5
Table 3-16. CX81801 Absolute Maximum Ratings 3-3	\$5
Table 3-17. CX20493 Absolute Maximum Ratings	\$5
Table 3-18. CX20442 Absolute Maximum Ratings 3-3	6
Table 3-19. Current and Power Requirements	6
Table 3-20. Timing - External Memory Bus	
Table 3-21. Timing - Parallel Host Bus	9
Table 3-22. Crystal Specifications	2
Table 5-1. Parallel Interface Registers	·2
Table 5-2. Interrupt Sources and Reset Control	
Table 5-3. Programmable Baud Rates	0

## 1. Introduction

### 1.1 Overview

The Conexant® SmartV.XX Modem is a full-featured, worldwide, controller-based modem that integrates modem controller (MCU), modem data pump (MDP), 256 KB ROM, 32 KB RAM, and SmartDAA system side device (SSD) functions onto a single die.

The modem operates by executing firmware from internal ROM and RAM. Optional customized firmware is supported with optional external flash ROM memory. Additionally, added/modified country profiles are supported by internal SRAM patch (maximum of one profile) or serial EEPROM. Downloadable architecture supports downloading of customized MCU firmware from the host/DTE to the SmartV.XX modem.

The SmartV.XX Modem device set consists of a CX81801 modem device in a 128-pin TQFP and a CX20493 SmartDAA Line Side Device (LSD) in a 28-pin QFN.

Conexant's SmartDAA® technology eliminates the need for a costly analog transformer, relays and opto-isolations typically used in discrete DAA (Data Access Arrangement) implementations. The SmartDAA architecture also simplifies product implementation by eliminating the need for country-specific board configurations enabling worldwide homologation of a single modem board design and a single bill of materials (BOM).

Low profile, small TQFP and QFN packages with reduced voltage operation and low power consumption makes this device set an ideal solution for embedded and palmtop application using parallel host or serial DTE interface.

The SmartV.XX Modem supports data rates up to V.92, data compression, error correction, fax rates up to 14.4 kbps and speakerphone mode.

In V.92 and V.90 (V.92 models) data modes, the modem can receive data at speeds up to 56 kbps. In V.34 data mode (V.92 and V.34 models), the modem can receive data at speeds up to 33.6 kbps. In V.32 bis data mode, the modem can receive data at speeds up to 14.4 kbps.

Data compress (V.44/V.42bis/MNP5) and error correction (V.42/MNP 2-4) modes are supported to maximize data throughput and data transfer integrity. Non-error-correction mode is also supported.

Fax Group 3 send and receive rates are supported up to 14.4 kbps with T.30 protocol.

The SmartV.XX modem operates with PSTN telephone lines worldwide.

S models, using the optional CX20442 Voice Codec (VC) in a 32-pin TQFP, support position independent, full-duplex speakerphone (FDSP) operation using microphone and speaker, as well as other voice/TAM applications using handset or headset.

Table 1-1 lists the available models. A simplified device interface drawing is shown in Figure 1-1. A functional interface drawing showing optional memory is shown in Figure 1-2.

### 1.2 Applications

- Set top boxes
- Gaming devices
- Point of sale terminals
- Remote monitoring and data collections systems
- Handheld computers
- Other embedded systems

Table 1-1. SmartV.XX Modem Models and Functions

	Model/Order/Part Numbers						Supported Functions			
Marketing Name	Device Set Order No.	Modem Device [128-Pin TQFP] Part No.	Line Side Device (LSD) [28-Pin QFN] Part No.	Voice Codec (VC) [32-Pin TQFP] Part No.	V.90 Data, QC, MOH	V.34 Data	V.32 bis Data, V.44 Data Compression, V.17 Fax, TAM, Worldwide	Voice/ FDSP		
SmartV.92	DS56-L147-203	CX81801-74	CX20493-21	—	Y	Y	Y	_		
SmartV.92/S	DS56-L147-204	CX81801-74	CX20493-21	CX20442-11	Y	Y	Y	Y		
SmartV.92/LF	DS56-L147-206	CX81801-84	CX20493-31	—	Y	Y	Y	—		
SmartV.34	DS28-L147-203	CX81801-72	CX20493-21	—	_	Y	Y	_		
SmartV.34/S	DS28-L147-204	CX81801-72	CX20493-21	CX20442-11	_	Y	Y	Y		
SmartV.34/LF	DS28-L147-206	CX81801-82	CX20493-31	—	—	Y	Y	_		
SmartV.32bis	DS96-L147-203	CX81801-73	CX20493-21	_	_	_	Y	_		
SmartV.32bis/S	DS96-L147-204	CX81801-73	CX20493-21	CX20442-11	—	_	Y	Y		
SmartV.32bis/LF	DS96-L147-206	CX81801-83	CX20493-31	_	_	_	Y	_		

Notes:

1. Supported functions (Y = Supported; — = Not supported).


QC, MOH, PCM Quick connect, Modem-on-Hold, PCM upstream

TAM Telephone answering machine (Voice playback and record through telephone line)

FDSP Full-duplex speakerphone and voice playback and record through telephone line, handset, and mic/speaker

2. For ordering purposes, the CX prefix may not be included in the part number for some devices. Also, the CX prefix may not appear in the part number as branded on some devices.

3. LF = Lead-free (Pb-free) devices.







Figure 1-2. SmartV.XX Modem Major Interfaces



### **1.3 Features**

### 1.3.1 General Modem Features

- Data modem
  - Quick connect, Modem-on-Hold, and PCM upstream functions (V.92 models)
  - ITU-T V.92/V.90 (V.92 models), V.34 (V.92 and V.34 models), V.32bis, V.32,
     V.29, FastPOS (V.29), V.22 bis, V.22, V.22 Fast Connect, V.23, V.21,
  - Bell 212A, and Bell 103
  - V.250 and V.251 commands
- Data compression and error correction
  - V.44 data compression
  - V.42 bis and MNP 5 data compression
  - V.42 LAPM and MNP 2-4 error correction
- Fax modem send and receive rates up to 14.4 kbps
  - V.17, V.29, V.27 ter, and V.21 channel 2
  - EIA/TIA 578 Class 1 and T.31 Class 1.0
- V.80 synchronous access mode supports host-controlled communication protocols with H.324 interface support
- Interfaces to optional external ROM/flash ROM, RAM, and/or optional serial EEPROM
- Data/Fax/Voice call discrimination
- Hardware-based modem controller
- Hardware-based digital signal processor (DSP)
- Worldwide operation
  - Complies to TBR21 and other country requirements
  - On-hook and/or off-hook Caller ID detection for selected countries
  - Call progress, blacklisting
  - Internal ROM includes default values for 29 countries
  - Additional and modified country profile can be stored in internal SRAM
- Caller waiting detection
- Caller ID detect
  - On-hook Caller ID detection
  - Off-hook Call Waiting Caller ID detection during data mode in V.92, V.90, V.34, V.32bis, and V.32
- Distinctive ring detect
- Modem customization available through patch code that can be stored in optional serial EEPROM or internal SRAM
- Telephony/TAM
  - V.253 commands
  - 2-bit and 4-bit Conexant ADPCM, 8-bit linear PCM, and 4-bit IMA coding
  - 8 kHz sample rate
  - Concurrent DTMF, ring, and Caller ID detection

- Full-duplex speakerphone (FDSP) mode using optional CX20442 Voice Codec (S models)
  - Microphone and speaker interface
  - Telephone handset or headset interface
  - Acoustic and line echo cancellation
  - Microphone gain and muting
  - Speaker volume control and muting
- Built-in host/DTE interface
  - Parallel 16550A UART-compatible interface up to 230.4 kbps
  - Serial ITU-T V.24 (EIA/TIA-232-E) logical interface up to 115.2 kbps
- Downloadable architecture
- Direct mode (serial DTE interface)
- Flow control and speed buffering
- Automatic format/speed sensing
- Serial async/sync data; parallel async data
- Thin packages support low profile designs (1.6 mm max. height)
  - CX81801 Modem device in 128-pin TQFP
  - CX20493 LSD in 28-pin QFN
  - CX20442 VC in 32-pin TQFP
- +3.3V operation with +5V tolerant digital inputs
- Typical power use
  - CX81801 and CX20493: 209 mW (Normal Mode); 59 mW (Sleep Mode)
  - CX20442: 5 mW (Normal Mode)

### **1.3.2 SmartDAA Features**

- System side powered DAA operates under poor line current supply conditions
- Modem Wake-on-Ring
- Ring detection
- Line current loss detection
- Pulse dialing
- Line-in-use detection during on-hook operation
- Remote hang-up detection for efficient call termination
- Extension pickup detection
- Digital PBX line protection
- Meets worldwide DC Voltage/Current (VI) masks requirements

#### 1.3.3 Applications

- Set top boxes
- Gaming devices
- Point of sale terminals
- Remote monitoring and data collections systems
- Handheld computers
- Other embedded systems

### **1.4 Technical Overview**

### **1.4.1 General Description**

Modem operation, including dialing, call progress, telephone line interface, telephone handset interface, optional voice/speakerphone interface, and host interface functions are supported and controlled through the V.250, V.251, and V.253-compatible command set.

The modem hardware connects to the host via a parallel or serial interface as selected by the PARIF input. The OEM adds a crystal circuit, DIB components, telephone line interface, telephone handset/telephony extension interface, voice/speakerphone interface, optional external serial EEPROM, optional external ROM/flash ROM, optional external RAM, and other supporting discrete components as supported by the modem model (Table 1-1) and required by the application to complete the system.

Customized modem firmware can be supported by the use of external memory in various combinations, e.g., either external ROM/flash ROM (up to 256 KB), or external serial EEPROM (256 to 32 KB) and external RAM (up to 128 KB). To support country profile addition or modification, external serial EEPROM (256 to 32 KB) can be installed. Customized code can include OEM-defined commands, i.e., identification codes (I3), identifier string (I4), manufacturer identification (+GMI), model identification (+GMM), and revision identification (+GMR), as well as code modification.

Parallel interface operation is selected by PARIF input high.

Serial interface operation is selected by PARIF input low.

### 1.4.2 MCU Firmware

MCU firmware performs processing of general modem control, command sets, data modem, error correction and data compression (ECC), fax class 1, fax class 1.0, voice/audio/TAM/speakerphone, worldwide, V.80, and serial DTE/parallel host interface functions according to modem models (Table 1-1).

MCU firmware can be customized to include OEM-defined commands, i.e., identification codes (I3), identifier string (I4), manufacturer identification (+GMI), model identification (+GMM), and revision identification (+GMR), as well as code modification.

The modem firmware is provided in object code form for the OEM to program into external ROM/flash ROM. The modem firmware may also be provided in source code form under a source code addendum license agreement. External ROM/Flash ROM and RAM must be installed in order to operate the modem with customized firmware.

### **1.4.3 Operating Modes**

### 1.4.3.1 Data/Fax Modes

Data modem modes perform complete handshake and data rate negotiations. Using modem modulations to optimize modem configuration for line conditions, the modem can connect at the highest data rate that the channel can support from 56 kbps down to 2400 bps with automatic fallback.

In V.92/V.90 data modem modes (V.92 models), the modem can receive data from a digital source using a V.92-compatible central site modem at line speeds up to 56 kbps. With PCM upstream enabled (V.92 only), data transmission supports sending data at line

speeds up to 48 kbps. When PCM upstream is disabled, data transmission supports sending data at line speeds up to V.34 rates. This mode can fallback to V.34 mode and to lower rates as dictated by line conditions.

The following modes are supported in V.92 models when connected to a V.92-compatible server supporting the feature listed.

- Quick connect: Allows quicker subsequent connections to a server by using stored line parameters obtained during the initial connection.
- Modem-on-Hold: Allows detection and reporting of incoming phone calls on the PSTN with enabled Call Waiting. If the incoming call is accepted by the user, the user has a pre-defined amount of time of holding the data connection for a brief conversation. The data connection resumes upon incoming call termination.
- PCM upstream: Boosts the upstream data rates. A maximum of 48 kbps is supported when connected to a V.92 server that supports PCM upstream.

In V.34 data modem mode (V.92 and V.34 models), the modem can operate in fullduplex, asynchronous modes at line rates up to 33.6 kbps. Automode operation in V.34 is provided in accordance with PN3320 and in V.32 bis in accordance with PN2330. All tone and pattern detection functions required by the applicable ITU or Bell standards are supported.

In V.32 bis data modem mode, the modem can operate at line speeds up to 14.4 kbps.

In fax modem mode, the modem can operate in half-duplex, synchronous modes and can support Group 3 facsimile send and receive speeds of 14400, 12000, 9600, 7200, 4800, and 2400 bps. Fax data transmission and reception performed by the modem are controlled and monitored through the EIA/TIA-578 Fax Class 1, or T.31 Fax Class 1.0 command interface. Full HDLC formatting, zero insertion/deletion, and CRC generation/checking are provided.

#### 1.4.3.2 V.44 Data Compression

V.44 provides efficient data compression that minimizes the download time for the types of files associated with Internet use. This improvement is most noticeable when browsing and searching the web since HTML text files are highly compressible. (The improved performance amount varies both with the actual format and with the content of individual pages and files.)

#### 1.4.3.3 Worldwide Operation

SmartDAA technology allows a single PCB design and single BOM to be homologated worldwide. Advanced features such as extension pickup detection, remote hang-up detection, line-in-use detection, and digital PBX detection are supported.

Country-dependent modem parameters for functions such as dialing, carrier transmit level, calling tone, call progress tone detection, answer tone detection, blacklisting, caller ID, and relay control are programmable.

Country code IDs are defined by ITU-T T.35.

Embedded ROM code includes default profiles for 29 countries. Additional country profiles can be stored in internal SRAM or external serial EEPROM (request additional country profiles from a Conexant Sales Office). Duplicate country profiles stored in internal SRAM or external serial EEPROM will override the profiles in embedded ROM code. The default countries supported are listed in Table 1-2. Country profiles for CTR-21 countries are TBR-21 compliant.

Country	Country Code	Call Waiting Tone Detection (CW) Supported	On-Hook Type 1 Caller ID (CID) Supported	Off-Hook Type 2 Called ID (CID2) Supported
Australia	09	Х	Х	
Austria	0A	Х	Х	
Belgium	0F	Х		
Brazil	16	Х		
China	26	Х	Х	
Denmark	31	Х	Х	
Finland	3C	Х	Х	
France	3D	Х	Х	Х
Germany	42	Х	Х	
Hong Kong	50	Х	Х	Х
India	53		Х	
Ireland	57		Х	
Italy	59	Х	Х	
Japan	00	Х	Х	Х
Korea	61	Х		
Malaysia	6C	Х		
Mexico	73			
Netherlands	7B		Х	
Norway	82	Х	Х	
Poland	8A	Х		
Portugal	8B	Х		
Singapore	9C	Х	Х	Х
South Africa	9F	Х		
Spain	A0	Х	Х	
Sweden	A5	Х	Х	
Switzerland	A6	Х		
Taiwan	FE	Х	Х	
United Kingdom	B4	Х	Х	Х
United States	B5	Х	Х	Х
Reserved	FD	Х	Х	Х

#### Table 1-2. Default Countries Supported

### 1.4.3.4 TAM Mode

TAM Mode features include 8-bit linear coding at 8 kHz sample rate. Tone detection/ generation, call discrimination, and concurrent DTMF detection are also supported.

TAM Mode is supported by four submodes:

- Online Voice Command Mode supports connection to the telephone line or, for S models, a microphone/speaker/handset/headset.
- Voice Receive Mode supports recording voice or audio data input from the telephone line or, for S models, a microphone/handset/headset.
- Voice Transmit Mode supports playback of voice or audio data to the telephone line or, for S models, a speaker/handset/headset.
- Full-duplex Receive and Transmit Mode.

### 1.4.3.5 Speakerphone Mode (S Models)

S models include additional telephone handset, external microphone, and external speaker interfaces which support voice and full-duplex speakerphone (FDSP) operation.

Hands-free full-duplex telephone operation is supported in Speakerphone Mode under host control. Speakerphone Mode features an advanced proprietary speakerphone algorithm which supports full-duplex voice conversation with acoustic, line, and handset echo cancellation. Parameters are constantly adjusted to maintain stability with automatic fallback from full-duplex to pseudo-duplex operation. The speakerphone algorithm allows position independent placement of microphone and speaker. The host can separately control volume, muting, and AGC in microphone and speaker channels.

### 1.4.4 Reference Designs

A data/fax/TAM/speakerphone reference design for external modems is available to minimize application design time, reduce development cost, and accelerate market entry. This designs is:

• For CX81801 and CX20493: RD01-D660-1xx

A design package is available in electronic form. This package includes schematics, bill of materials (BOM), vendor part list (VPL), board layout files in Gerber format, and complete documentation.

### 1.5 Hardware Description

SmartDAA technology eliminates the need for a costly analog transformer, relays, and opto-isolators that are typically used in discrete DAA implementations. The programmable SmartDAA architecture simplifies product implementation in worldwide markets by eliminating the need for country-specific components.

### 1.5.1 CX81801 Modem Device

The CX81801 Modem, packaged in a 128-pin TQFP, includes a Microcontroller (MCU), a Modem Data Pump (MDP), 256 KB internal ROM, 32 KB internal RAM, and SmartDAA interface functions.

The CX81801 Modem connects to host via a parallel host (PARIF = high) or a logical V.24 (EIA/TIA-232-E) serial DTE interface (PARIF = low).

The CX81801 Modem performs the command processing and host interface functions. The crystal frequency is 28.224 MHz  $\pm$  50 ppm.

The CX81801 Modem optionally connects to an external OEM-supplied serial EEPROM over a dedicated 2-line serial interface. The capacity of the EEPROM can be 256 bytes up to 32 KB. The EEPROM can hold information such as firmware configuration customization, and country code parameters.

The CX81801 Modem performs telephone line signal modulation/demodulation in a hardware digital signal processor (DSP) which reduces computational load on the host processor.

The SmartDAA interface communicates with, and supplies power and clock to, the LSD through the DIB.

The CX81801 optionally connects to external OEM-supplied ROM/flash ROM and RAM over a non-multiplexed 19-bit address bus and 8-bit data bus.

### **1.5.2 Digital Isolation Barrier**

The OEM-supplied Digital Isolation Barrier (DIB) electrically DC isolates the CX81801 from the LSD and telephone line. The modem is connected to a fixed digital ground and operates with standard CMOS logic levels. The LSD is connected to a floating ground and can tolerate high voltage input (compatible with telephone line and typical surge requirements).

The DIB transformer couples power and clock from the CX81801 to the LSD.

The DIB data channel supports bidirectional half-duplex serial transfer of data, control, and status information between the CX81801 and the LSD over two lines.

### 1.5.3 CX20493 SmartDAA Line Side Device

The CX20493 SmartDAA Line Side Device (LSD) includes a Line Side DIB Interface (LSDI), a coder/decoder (codec), and a Telephone Line Interface (TLI).

The LSDI communicates with, and receives power and clock from, the SmartDAA interface in the CX81801 through the DIB.

LSD power is received from the MDP PWRCLKP and PWRCLKN pins via the DIB through a full-wave rectified bridge and capacitive power filter circuit connected to the DIB transformer secondary winding.

The CLK input is also accepted from the DIB transformer secondary winding through a capacitor and a resistor in series.

Information is transferred between the LSD and the CX81801 through the DIB\_P and DIB\_N pins. These pins connect to the CX81801 DIB\_DATAP and DIB\_DATAN pins, respectively, through the DIB.

The TLI integrates DAA and direct telephone line interface functions and connects directly to the line TIP and RING pins, as well as to external line protection components.

Direct LSD connection to TIP and RING allows real-time measurement of telephone line parameters, such as the telephone central office (CO) battery voltage, individual telephone line (copper wire) resistance, and allows dynamic regulation of the off-hook TIP and RING voltage and total current drawn from the central office (CO). This allows the modem to maintain compliance with U.S. and worldwide regulations and to actively control the DAA power dissipation.

### 1.5.4 CX20442 Voice Codec

The optional CX20442 Voice Codec (VC), packaged in a 32-pin TQFP, supports voice/full-duplex speakerphone (FDSP) operation with interfaces to a microphone and speaker and to a telephone handset/headset.

### **1.6 AT Commands**

The SmartV.XX Modem supports AT commands for data mode, fax class 1 or 1.0, voice/audio, full-duplex speakerphone (FDSP), V.80 commands, and S Register. See Doc. No. 102184 for a description of the commands.

**Data Mode Operation.** Data functions operate in response to the AT commands when +FCLASS=0. Default parameters support U.S./Canada operation.

**Fax Mode Operation.** Facsimile functions operate in response to fax class 1 commands when +FCLASS=1 or to fax class 1.0 commands when +FCLASS=1.0.

**Voice/Audio Operation.** Voice/audio functions operate in response to voice/audio commands when +FCLASS=8.

**Speakerphone Operation.** FDSP functions operate in response to speakerphone commands when +FCLASS=8 and +VSP=1 is selected.

This page is intentionally blank.

## 2. Technical Specifications

### 2.1 Serial DTE Interface Operation

### 2.1.1 Automatic Speed/Format Sensing

**Command Mode and Data Mode.** The modem can automatically determine the speed and format of the data sent from the DTE. The modem can sense speeds of 300, 600, 1200, 2400, 4800, 7200, 9600, 12000, 14400, 16800, 19200, 21600, 24000, 26400, 28800, 38400, 57600, and 115200 bps and the following data formats:

Parity	Data Length (No. of Bits)	No. of Stop Bits	Character Length (No. of Bits)				
None	7	2	10				
Odd	7	1	10				
Even	7	1	10				
None	8	1	10				
Odd 8 1 11*							
Even	Even 8 1 11*						
*11-bit characters are sensed, but the parity bit is stripped off during data transmission in Normal and Error Correction modes.							

The modem can speed sense data with mark or space parity and configures itself as follows:

DTE Configuration	Modem Configuration		
7 mark	7 none		
7 space	8 none		
8 mark	8 none		
8 space	8 even		

Fax Mode. In V.17 fax mode, the modem can sense speeds up to 115.2 kbps.

### 2.2 Parallel Host Bus Interface Operation

**Command Mode and Data Mode.** The modem can operate at rates up to 230.4 kbps by programming the Divisor Latch in the parallel interface registers if supported by communications software and/or driver.

**Fax Mode.** In V.17 mode, the modem can operate at rates up to 230.4 kbps by programming the Divisor Latch in the parallel interface registers if supported by communications software and/or driver.

### 2.3 Establishing Data Modem Connections

### 2.3.1 Dialing

**DTMF Dialing.** DTMF dialing using DTMF tone pairs is supported in accordance with ITU-T Q.23. The transmit tone level complies with Bell Publication 47001.

Pulse Dialing. Pulse dialing is supported in accordance with EIA/TIA-496-A.

**Blind Dialing.** The modem can blind dial in the absence of a dial tone if enabled by the X0, X1, or X3 command.

### 2.3.2 Telephone Number Directory

The modem supports four telephone number entries in a directory that can be saved in a serial EEPROM. Each telephone number can be up to 32 characters (including the command line terminating carriage return) in length. A telephone number can be saved using the &Zn=x command, and a saved telephone number can be dialed using the DS=n command.

### 2.3.3 Modem Handshaking Protocol

If a tone is not detected within the time specified in the S7 register after the last digit is dialed, the modem aborts the call attempt.

### 2.3.4 Call Progress Tone Detection

Ringback, equipment busy, congested tone, warble tone, and progress tones can be detected in accordance with the applicable standard.

### 2.3.5 Answer Tone Detection

Answer tone can be detected over the frequency range of  $2100 \pm 40$  Hz in ITU-T modes and  $2225 \pm 40$  Hz in Bell modes.

### 2.3.6 Ring Detection

A ring signal can be detected from a TTL-compatible 15.3 Hz to 68 Hz square wave input.

### 2.3.7 Billing Protection

When the modem goes off-hook to answer an incoming call, both transmission and reception of data are prevented for 2 seconds (data modem) or 4 seconds (fax adaptive answer) to allow transmission of the billing tone signal.

### 2.3.8 Connection Speeds

The modem functions as a data modem when the +FCLASS=0 command is active.

Line connection can be selected using the +MS command. The +MS command selects modulation, enables/disables automode, and selects minimum and maximum line speeds (Table 2-1).

### 2.3.9 Automode

Automode detection can be enabled by the +MS command to allow the modem to connect to a remote modem in accordance with draft PN-3320 for V.34 (Table 2-1).

Modulation	<carrier></carrier>	Possible ( <min_rx_rate>, <min_rx_rate>, (<min_tx_rate>), and <max_tx_rate>) Rates (bps)</max_tx_rate></min_tx_rate></min_rx_rate></min_rx_rate>
Bell 103	B103	300
Bell 212	B212	1200 Rx/75 Tx or 75 Rx/1200 Tx
V.21	V21	300
V.22	V22	1200
V.22 bis	V22B	2400 or 1200
V.23	V23C	1200
V.32	V32	9600 or 4800
V.32 bis	V32B	14400, 12000, 9600, 7200, or 4800
V.34	V34	33600, 31200, 28800, 26400, 24000, 21600, 19200, 16800, 14400, 12000, 9600, 7200, 4800, or 2400
V.90	V90	56000, 54667, 53333, 52000, 50667, 49333, 48000, 46667, 45333, 44000, 42667, 41333, 40000, 38667, 37333, 36000, 34667, 33333, 32000, 30667, 29333, 28000
V.92 downstream	V92	56000, 54667, 53333, 52000, 50667, 49333, 48000, 46667, 45333, 44000, 42667, 41333, 40000, 38667, 37333, 36000, 34667, 33333, 32000, 30667, 29333, 28000
V.92 upstream	V92	48000, 46667, 45333, 44000, 42667, 41333, 40000, 38667, 37333, 36000, 34667, 33333, 32000, 30667, 29333, 28000, 26667, 25333, 24000

Table 2-1. +MS Command Automode Connectivity

### 2.4 Data Mode

The modem enters data mode when a telephone line connection has been established between modems and all handshaking has been completed.

### 2.4.1 Speed Buffering (Normal Mode)

Speed buffering allows a DTE to send data to, and receive data from, a modem at a speed different than the line speed. The modem supports speed buffering at all line speeds.

### 2.4.2 Flow Control

**DTE-to-Modem Flow Control.** If the modem-to-line speed is less than the DTE-to-modem speed, the modem supports XOFF/XON or RTS/CTS flow control with the DTE to ensure data integrity.

### 2.4.3 Escape Sequence Detection

The +++ escape sequence can be used to return control to the command mode from the data mode. Escape sequence detection is disabled by an S2 Register value greater than 127.

### 2.4.4 BREAK Detection

The modem can detect a BREAK signal from either the DTE or the remote modem. The \Kn command determines the modem response to a received BREAK signal.

### 2.4.5 Telephone Line Monitoring

GSTN Cleardown (V.90, V.34, V.32 bis, V.32). Upon receiving GSTN Cleardown from the remote modem in a non-error correcting mode, the modem cleanly terminates the call.

**Loss of Carrier (V.22 bis and Below).** If carrier is lost for a time greater than specified by the S10 register, the modem disconnects.

### 2.4.6 Fall Forward/Fallback (V.92/V.90/V.34/V.32 bis/V.32)

During initial handshake, the modem will fallback to the optimal line connection within V.92/V.90/V.34/V.32 bis/V.32 mode depending upon signal quality if automode is enabled by the +MS or N1 command.

When connected in V.92/V.90/V.34/V.32 bis/V.32 mode, the modem will fall forward or fallback to the optimal line speed within the current modulation depending upon signal quality if fall forward/fallback is enabled by the %E2 command.

### 2.4.7 Retrain

The modem may lose synchronization with the received line signal under poor or changing line conditions. If this occurs, retraining may be initiated to attempt recovery depending on the type of connection.

The modem initiates a retrain if line quality becomes unacceptable if enabled by the %E command. The modem continues to retrain until an acceptable connection is achieved, or until 30 seconds elapse resulting in line disconnect.

### 2.4.8 Programmable Inactivity Timer

The modem disconnects from the line if data is not sent or received for a specified length of time. In normal or error-correction mode, this inactivity timer is reset when data is received from either the DTE or from the line. This timer can be set to a value between 0 and 255 seconds by using register S30. A value of 0 disables the inactivity timer.

### 2.4.9 DTE Signal Monitoring (Serial DTE Interface Only)

**DTR#.** When DTR# is asserted, the modem responds in accordance with the &Dn and &Qn commands.

**RTS#.** RTS# is used for flow control if enabled by the &K command in normal or errorcorrection mode.

### 2.5 V.92 Features

Modem-on-Hold, quick connect, and PCM upstream are only available in V.92 models when connecting in V.92 data mode. V.92 features are only available when the server called is a V.92 server that supports that particular feature.

### 2.5.1 Modem-on-Hold

The Modem-on-Hold (MOH) function enables the modem to place a data call to the Internet on hold while using the same line to accept an incoming or place an outgoing voice call. This feature is available only with a connection to a server supporting MOH. MOH can be executed through either of two methods:

- One method is to enable MOH through the +PMH command. With Call Waiting Detection (+PCW command) enabled, an incoming call can be detected while online. Using a string of commands, the modem negotiates with the server to place the data connection on hold while the line is released so that it can be used to conduct a voice call. Once the voice call is completed, the modem can quickly renegotiate with the server back to the original data call.
- An alternative method is to use communications software that utilizes the Conexant Modem-on-Hold drivers under Windows PC operating systems. Using this method, the software can detect an incoming call, place the data connection on hold, and switch back to a data connection.

### 2.5.2 Quick Connect

The quick connect function enables the modem to shorten the connect time of subsequent calls to a server supporting quick connect. The quick connect feature is supported by the +PQC command.

### 2.5.3 PCM Upstream

PCM upstream boosts the upstream data rates between the user and ISP to reduce upload times for large files and email attachments. A maximum of 48 kbps upstream rate is supported with PCM upstream enabled, in contrast to a maximum of 32.2 kbps upstream rate with PCM upstream not enabled. PCM upstream is supported by the +PIG command. PCM upstream is disabled by default.

### 2.6 Error Correction and Data Compression

### 2.6.1 V.42 Error Correction

V.42 supports two methods of error correction: LAPM and, as a fallback, MNP 4. The modem provides a detection and negotiation technique for determining and establishing the best method of error correction between two modems.

### 2.6.2 MNP 2-4 Error Correction

MNP 2-4 is a data link protocol that uses error correction algorithms to ensure data integrity. Supporting stream mode, the modem sends data frames in varying lengths depending on the amount of time between characters coming from the DTE.

### 2.6.3 V.44 Data Compression

V.44 data compression mode, enabled by the +DS44 command, encodes pages and files associated with Web pages. These files include WEB pages, graphics and image files, and document files. V.44 can provide an effective data throughput rate up to DTE rate for a 56-kbps connection. The improved performance amount varies both with the actual format and with the content of individual pages and files.

### 2.6.4 V.42 bis Data Compression

V.42 bis data compression mode, enabled by the %Cn command or S46 register, operates when a LAPM connection is established.

The V.42 bis data compression employs a "string learning" algorithm in which a string of characters from the DTE is encoded as a fixed length codeword. Two 2-KB dictionaries are used to store the strings. These dictionaries are dynamically updated during normal operation.

### 2.6.5 MNP 5 Data Compression

MNP 5 data compression mode, enabled by the %Cn command, operates during an MNP connection.

In MNP 5, the modem increases its throughput by compressing data into tokens before transmitting it to the remote modem, and by decompressing encoded received data before sending it to the DTE.

### 2.7 Telephony Extensions

The following telephony extension features are supported and are typically implemented in designs for set-top box applications and TAM software applications to enhance enduser experience:

- Line In Use detection
- Extension Pickup detection
- Remote Hang-up detection

The telephony extension features are enabled through the -STE command. The -TTE command can be used to adjust the voltage thresholds for the telephony extension features.

### 2.7.1 Line In Use Detection

The Line In Use Detection feature can stop the modem from disturbing the phone line when the line is already being used. When an automated system tries to dial using ATDT and the phone line is in use, the modem will not go off hook and will respond with the message "LINE IN USE". In the case where no phone line is connected to the modem, the modem will respond with the message "NO LINE".

### 2.7.2 Extension Pickup Detection

The Extension Pickup Detection feature (also commonly referred as PPD or Parallel phone detection) allows the modem to detect when another telephony device (i.e., fax machine, phone, satellite/cable box) is attempting to use the phone line. When an extension pickup has been detected, the modem will go on-hook and respond with the message "OFF-HOOK INTRUSION".

The Remote Hangup Detection feature will cause the modem to go back on-hook and respond with the message "LINE REVERSAL DETECTED" during a data connection when the remote modem is disconnected for abnormal termination reasons (remote phone line unplugged, remote server/modem shutdown). For Voice applications, this method can be used in addition to silence detection to determine when a remote caller has hung up to terminate a voice recording.

This feature can be used to quickly drop a modem connection in the event when a user picks up a extension phone line. For example, this feature allows set top boxes with an integrated SmartV.XX modem to give normal voice users the highest priority over the telephone line.

This feature can also be used in Telephone Answering Machine applications (TAM). Its main use would be to stop the TAM operation when a phone is picked up.

### 2.7.3 Remote Hangup Detection

The Remote Hangup Detection feature will cause the modem to go back on-hook and respond with the message "LINE REVERSAL DETECTED" during a data connection when the remote modem is disconnected for abnormal termination reasons (remote phone line unplugged, remote server/modem shutdown). For Voice applications, this method can be used in addition to silence detection to determine when a remote caller has hung up to terminate a voice recording.

### 2.8 Fax Class 1 and Fax Class 1.0 Operation

Facsimile functions operate in response to fax class 1 commands when +FCLASS=1 or to fax class 1.0 commands when +FCLASS=1.0.

In the fax mode, the on-line behavior of the modem is different from the data (non-fax) mode. After dialing, modem operation is controlled by fax commands. Some AT commands are still valid but may operate differently than in data modem mode.

Calling tone is generated in accordance with T.30.

### 2.9 Point-of-Sales Support

Point-of-Sales (POS) terminals usually need to exchange a small amount of data in the shortest amount of time. Low speed modulations such as Bell212A or V.22 are still mainly used in POS applications. Additionally, new non-standard sequences have been developed to better support POS applications.

Industry standard and shortened answer tone B103 and V.21 are supported, as well as FastPOS (V.29) and V.22 Fast Connect. POS terminal modulations are supported by the \$F command.

### 2.10 Voice/Audio Mode

Voice and audio functions are supported by the Voice Mode. Voice Mode includes four submodes: Online Voice Command Mode, Voice Receive Mode, Voice Transmit Mode and Full-Duplex Receive and Transmit Mode.

### 2.10.1 Online Voice Command Mode

This mode results from the connection to the telephone line or a voice/audio I/O device (e.g., microphone, speaker, or handset) through the use of the +FCLASS=8 and +VLS commands. After mode entry, AT commands can be entered without aborting the connection.

### 2.10.2 Voice Receive Mode

This mode is entered when the +VRX command is active in order to record voice or audio data input at the RIN pin, typically from a microphone/handset or the telephone line.

Received analog voice samples are converted to digital form and compressed for reading by the host. AT commands control the codec bits-per-sample rate.

Received analog mono audio samples are converted to digital form and formatted into 8bit unsigned linear PCM format for reading by the host. AT commands control the bit length and sampling rate. Concurrent DTMF/tone detection is available at the 8 kHz sample rate.

### 2.10.3 Voice Transmit Mode

This mode is entered when the +VTX command is active in order to playback voice or audio data to the TXA output, typically to a speaker/handset or to the telephone line.

Digitized voice data is decompressed and converted to analog form at the original compression quantization sample-per-bits rate then output to the TXA output.

Digitized audio data is converted to analog form then output to the TXA output.

### 2.10.4 Full-Duplex Receive and Transmit Mode

This mode is entered when the +VTR command is active in order to concurrently receive and transmit voice.

#### 2.10.5 Audio Mode

The audio mode enables the host to transmit and receive 8-bit audio signals. In this mode, the modem directly accesses the internal analog-to-digital (A/D) converter (ADC) and the digital-to-analog (D/A) converter (DAC). Incoming analog audio signals can then be converted to digital format and digital signals can be converted to analog audio output.

#### 2.10.6 Tone Detectors

The tone detector signal path is separate from the main received signal path thus enabling tone detection to be independent of the configuration status. In Tone Mode, all three tone detectors are operational.

### 2.10.7 Speakerphone Mode

Speakerphone mode is controlled in voice mode with the following commands:

**Use Speakerphone After Dialing or Answering** (+**VSP=1**). +VSP=1 selects speakerphone mode while in +FCLASS=8 mode. Speakerphone operation is entered during Voice Online Command mode after completing dialing or answering.

**Speakerphone Settings.** The +VGM and +VGS commands can be used to control the microphone gain and speaker volume, respectively. VGM and +VGS commands are valid only after the modem has entered the Voice Online mode while in the +VSP=1 setting.

### 2.11 V.80 Synchronous Access Mode (SAM) - Video Conferencing

V.80 Synchronous Access Mode between the modem and the host/DTE is provided for host-controlled communication protocols, e.g., H.324 video conferencing applications.

Voice-call-first (VCF) before switching to a videophone call is also supported.

### 2.12 Full-Duplex Speakerphone (FDSP) Mode (S Models)

The modem operates in FDSP mode when +FCLASS=8 and +VSP=1 (Section 2.10.7).

In FDSP Mode, speech from a microphone or handset is converted to digital form, shaped, and output to the telephone line through the line interface circuit. Speech received from the telephone line is shaped, converted to analog form, and output to the speaker or handset. Shaping includes both acoustic and line echo cancellation.

### 2.13 Caller ID

Both Type I Caller ID (On-Hook Caller ID) and Type II Caller ID (Call Waiting Caller ID) are supported for U.S. and many other countries (see Section 2.14). Both types of Caller ID are enabled/disabled using the +VCID command. Call Waiting Tone detection must be enabled using the +PCW command to detect and decode Call Waiting Caller ID. When enabled, caller ID information (date, time, caller code, and name) can be passed to the DTE in formatted or unformatted form. Inquiry support allows the current caller ID mode and mode capabilities of the modem to be retrieved from the modem.

Type II Caller ID (Call Waiting Caller ID) detection operates only during data mode in V.92, V.90, V.34, V.32bis, or V.32.

### 2.14 Worldwide Country Support

Internal modem firmware supports 29 country profiles (see Section 1.3.2). These country profiles include the following country-dependent parameters:

- Dial tone detection levels and frequency ranges.
- DTMF dialing parameters: Transmit output level, DTMF signal duration, and DTMF interdigit interval.
- Pulse dialing parameters: Make/break times, set/clear times, and dial codes are programmable
- Ring detection frequency range.
- Type I and Type II Caller ID detection are supported for many countries. Contact your local Conexant sales office for additional country support.
- Blind dialing enabled/disable.
- Carrier transmit level (through S91 for data and S92 for fax). The maximum, minimum, and default values can be defined to match specific country and DAA requirements.
- Calling tone is generated in accordance with V.25. Calling tone may be toggled (enabled/disabled) by inclusion of a "^" character in a dial string. It may also be disabled.
- Frequency and cadence of tones for busy, ringback, congested, warble, dial tone 1, and dial tone 2.
- Answer tone detection period.

• Blacklist parameters. The modem can operate in accordance with requirements of individual countries to prevent misuse of the network by limiting repeated calls to the same number when previous call attempts have failed. Call failure can be detected for reasons such as no dial tone, number busy, no answer, no ringback detected, voice (rather than modem) detected, and key abort (dial attempt aborted by user). Actions resulting from such failures can include specification of minimum inter-call delay, extended delay between calls, and maximum numbers of retries before the number is permanently forbidden ("blacklisted").

These country profiles may be altered or customized by modifying the country-dependent parameters. Additional profiles may also be included. There are two ways to add or modify profiles:

- Incorporating additional or modified profiles into external flash ROM containing the entire modem firmware code.
- Linking additional or modified profiles from an external serial EEPROM (needed only if the external flash ROM capacity is exceeded.

Please contact an FAE at the local Conexant sales office if a country code customization is required.

### 2.15 Diagnostics

### 2.15.1 Commanded Tests

Diagnostics are performed in response to test commands.

**Analog Loopback (&T1 Command).** Data from the local DTE is sent to the modem, which loops the data back to the local DTE.


**DTMF Generation (%TT0 Command).** Continuous DTMF tones are generated by the DSP and output through the DAA.

**Tone Generation (%TT3 Command).** Continuous tones are generated by the DSP and output through the DAA.

### 2.15.2 Power On Reset Tests

Upon power on, the modem performs tests of the modem and internal RAM. If the modem or internal RAM test fails, the TMIND# output is pulsed as follows (Figure 2-1):

- Internal RAM test fails: One pulse cycle (pulse cycle = 0.5 sec. on, 0.5 sec. off) every 1.5 seconds.
- Modem device test fails: Three pulse cycles every 1.5 seconds.



#### Figure 2-1. TMIND# Test Results Pulse Cycles

### 2.16 Low Power Sleep Mode

**Sleep Mode Entry.** The modem enters the low power sleep mode when no line connection exists and no host activity occurs for the period of time specified in the S24 register. All modem circuits are turned off except the internal clock circuitry in order to consume reduced power while being able to immediately wake up and resume normal operation.

**Wake-up.** Wake-up occurs when a ring is detected on the telephone line, the host writes to the modem (parallel interface), or the DTE sends a character to the modem (serial interface).

## **3. Hardware Interface**

### 3.1 CX81801 Modem Hardware Pins and Signals

3.1.1	<b>Common to Paralle</b>	I and Serial Int	terface Config	gurations
-------	--------------------------	------------------	----------------	-----------

### 3.1.1.1 LSD Interface (Through DIB)

The DIB interface signals are:

- Clock and Power Positive (PWRCLKP); output
- Clock and Power Negative (PWRCLKN); output
- Data Positive (DIB\_DATAP); input/output
- Data Negative (DIB\_DATAN); input/output

#### 3.1.1.2 Call Progress Speaker Interface

The call progress speaker interface signal is:

• Digital speaker output (DSPKOUT); output

DSPKOUT is a square wave output in Data/Fax mode used for call progress or carrier monitoring. This output can be optionally connected to a low-cost on-board speaker, e.g., a sounducer, or to an analog speaker circuit.

### 3.1.1.3 Voice Relay Interface (S Models)

The voice relay interface signal is:

• Voice Relay Control (VOICE#); output

### 3.1.1.4 Serial EEPROM Interface

A 2-line serial interface to an optional serial EEPROM is supported. The interface signals are:

- Bidirectional Data input/output (NVMDATA)
- Clock output (NVMCLK)

The EEPROM can hold information such as firmware customization, and country code parameters. Data stored in EEPROM takes precedence over the factory default settings. **Note:** This information is usually stored in flash ROM; serial EEPROM is required only if storage is required for more than 31 country profiles.

The EEPROM size can range from 2 Kb (256 x 8) to 256 Kb (32K x 8). A 2 Kb EEPROM must be 100 kHz or 400 kHz; higher capacity EEPROMs must be 400 kHz.

### 3.1.1.5 External Bus Interface

The external bus optionally connects to OEM-supplied external memory:

- Up to 4 Mb (512K x 8) ROM/flash ROM
- Up to 1 Mb (128K x 8) RAM

The non-multiplexed external bus interface signals are:

- Eight bidirectional Data lines (D0-D7)
- 19 Address output lines (A0-A18)
- Read Enable output (READ#)
- Write Enable output (WRITE#)
- ROM Chip Select output (ROMSEL#)
- RAM Chip Select output (RAMSEL#)

### 3.1.2 Serial Interface Configuration Only

### 3.1.2.1 Serial DTE Interface and Indicator Outputs (PARIF = Low)

A V.24/EIA/TIA-232-E logic-compatible serial DTE interface is selected when the PARIF input is low.

The supported DTE interface signals are:

- Serial Transmit Data input (TXD#)
- Serial Receive Data output line (RXD#)
- Clear to Send output (CTS#)
- Data Set Ready output (DSR#)
- Received Line Signal Detector (RLSD#)
- Test Mode output (TM#)
- Ring Indicator (RI#)
- Data Terminal Ready control input (DTR#)
- Request to Send control input (RTS#)

Additional clock signals provided for synchronous mode are:

- Receive Data Clock (RXCLK#)
- Transmit Data Clock (TXCLK#)
- External Clock (XTCLK#)

The following indicator output lines are also supported:

- Auto Answer indicator output (AAIND#)
- Data Terminal Ready indicator output (DTRIND#)
- Test Mode indicator output (TMIND#)
- Off-hook indicator output (OHIND#)

### **3.1.3** Parallel Interface Configuration Only (PARIF = High)

A 16550A UART-compatible parallel host bus interface is selected when the PARIF input is high.

### 3.1.3.1 Parallel Host Bus Interface

The parallel host interface signals are:

- Host Reset control input line (RESET#)
- Host Chip Select control input (HCS#)
- Host Read control input (HRD#) and Host Write control input (HWT#)
- Host Interrupt output line (HINT)
- Three Host Address input lines (HA0-HA2)
- Eight Host Data lines (HD0-HD7)

### 3.1.4 CX81801 Modem Interface Signals

CX81801 Modem 128-pin TQFP hardware interface signals for parallel interface are shown by major interface in Figure 3-1, are shown by pin number in Figure 3-2, and are listed by pin number in Table 3-1. The Smart Modem hardware interface signals for parallel interface are defined in Table 3-2.

CX81801 Modem 128-pin TQFP hardware interface signals for serial interface are shown by major interface in Figure 3-3, are shown by pin number in Figure 3-4, and are listed by pin number in Table 3-3. CX81801 Modem hardware interface signals for serial interface are defined in Table 3-4.

I/O types are defined in Table 3-5.

DC electrical characteristics are listed in Table 3-6.





Figure 3-1. CX81801 Modem Hardware Signals for Parallel Interface (PARIF = High)

3-4



Pin	Signal Label	I/O	I/O Type	Interface	Pin	Signal Label	I/O	I/O Type	Interface
1	HD5 (PC5)	I/O	lth/Ot8	HB: HD5	65	D3	I/O	lth/Ot2	EB: D3
2	VDD	Р	PWR	+3.3V	66	D4	I/O	lth/Ot2	EB: D4
3	HD6 (PC6)	I/O	Ith/Ot8	HB: HD6	67	D5	I/O	lth/Ot2	EB: D5
4	HD7 (PC7)	I/O	lth/Ot8	HB: HD7	68	GND	G	GND	GND
5	PARIF	1	Itpu	NC (parallel interface)	69	D6	I/O	lth/Ot2	EB: D6
6	HA0 (PD0)	1	lthpd/Ot2	HB: HA0	70	D7	I/O	lth/Ot2	EB: D7
7	HA1 (PD1)	1	lthpd/Ot2	HB: HA1	71	A0	0	lt/Ot8	EB: A0
8	HA2 (PD2)	1	lthpd/Ot2	HB: HA2	72	A1	0	lt/Ot8	EB: A1
9	STPMODE# (PD3)	1	lth/Ot2	NC	73	A2	0	lt/Ot8	EB: A2
10	GND	G	GND	GND	74	A3	0	lt/Ot8	EB: A3
11	HCS# (PD4)	1	lt	HB: CS#	75	A4	0	lt/Ot8	EB: A4
12	HWT# (PD5)	I	Ithpu	HB: WT#	76	A5	0	lt/Ot8	EB: A5
13	HRD# (PD6)	I	Ithpu	HB: RD#	77	A6	0	lt/Ot8	EB: A6
14	RESERVED (PE0)	0	lt/Ot8	NC	78	VDD	Р	PWR	+3.3V
15	VDD	Р	PWR	+3.3V	79	A7	0	lt/Ot8	EB: A7
16	VOICE# (PE1)	0	lt/Ot2	DAA: VOICE#	80	A8	0	lt/Ot8	EB: A8
17	RESERVED (PE2)	0	lt/Ot2	RESERVED	81	A9	0	lt/Ot8	EB: A9
18	NVMDATA (PE3)	I/O	lt/Ot2	NVRAM: SDA	82	PLLVDD	Р	PWR	+3.3V and to GND through 0.1 μF
19	HS_LCS (PE4)	1	lt/Ot2	GND through 47 KΩ	83	PLLGND	G	GND	GND
20	VDD_CORE	Р	PWR	Internal core voltage	84	A10	0	lt/Ot8	EB: A10
21	CELDATA (PE5)	I/O	lt/Ot2	+3.3V through 47 KΩ	85	VDD_CORE	Р	PWR	Internal core voltage
22	SSD_RING# (PE6)	0	lt/Ot2	NC	86	A11	0	lt/Ot8	EB: A11
23	LINE_SEL (PE7)	1	lt/Ot8	+3.3V through 47 KΩ	87	A12	0	lt/Ot8	EB: A12
24	RESERVED (PA0)	0	lt/Ot2	NC	88	A13	0	lt/Ot8	EB: A13
25	GND	G	GND	GND	89	A14	0	lt/Ot8	EB: A14
26	SSD_INT (PA1)	0	lt/Ot2	NC	90	GND	G	GND	GND
27	PA2	I/O	lt/Ot2	NC	91	A15	0	lt/Ot8	EB: A15
28	RESERVED (PA3)	1	ltpu/Ot2	RESERVED	92	SR2CLK (P_PGP05)	1	ltpu/Ot2	VC: M_SCK
29	RESERVED (PA4)	I	ltpu/Ot2	RESERVED	93	DIB_DATAP	I/O	Idd/Odd	DIB: Data Pos. Channel
30	GND	G	GND	GND	94	DIB_DATAN	I/O	ldd/Odd	DIB: Data Neg. Channel
31	RESERVED (PA5)	1	lt/Ot2	+3.3V through 47 KΩ	95	GND	G	GND	GND
32	PA6	I/O	lt/Ot2	NC	96	PWRCLKP	0	Odpc	DIB: Transformer primary winding non- dotted terminal
33	NVMCLK (PA7)	0	lt/Ot2	NVRAM: SCL	97	PWRCLKN	0	Odpc	DIB: Transformer primary winding dotted terminal
34	RESET#	1	lt	HB: RESET#	98	DSPKOUT	0	lt/Ot2	Speaker Circuit
35	SR3OUT	0	Ot2	VC: M_TXSIN	99	A16 (PB0)	0	lt/Ot2	EB: A16
36	SR3IN (P_PX01)	1	ltk/Ot2	VC: M_RXOUT	100	VDD	Р	PWR	+3.3V
37	M_CLK (P_PB00)	0	lt/Ot2	VC: M_CLKIN	101	RESERVED (PB1)	0	lt/Ot2	NC
38	SA2CLK (P_PX05)	1	ltpu/Ot2	VC: M_STROBE	102	ROMSEL# (PB2)	0	Ot2	EB: ROM CE#
39	SR2IO (P_PX06)	0	lt/Ot2	VC: M_CNTRLSIN	103	GND	G	GND	GND
40	VDD	Р	PWR	+3.3V	104	RAMSEL# (PB3)	0	lt/Ot2	EB: RAM CS#
41	P_PX00	I/O	lt/Ot8	NC	105	A17 (PB4)	0	lt/Ot2	EB: A17
42	P_PX02	I/O	ltpu/Ot2	NC	106	A18 (PB5)	0	lt/Ot2	EB: A18
43	P_PX03	I/O	Itpu/Ot2	NC	107	EXT_RES# (PB6)	0	lt/Ot2	NC
44	GND	G	GND	GND	108	VDD	Р	PWR	+3.3V
45	SR4IN	I	ltk	NC	109	HINT (PB7)	0	lt/Ot8	HB: HINT
46	PD7	I/O	lt/Ot2	NC	110	TESTP	l.	Itpu	NC

Table 3-1. CX81801 Modem 128-Pin TQFP Pin Signals for Parallel Interface (PARIF = High)

48 G 49 X 50 I/ 51 R (I 52 R	NOXYCK GND KCLK ASLEEP (P_PF05) RESERVED P_PB01)	 G O O	Itpu GND It/Ot2	GND GND NC	111 112	DV1TP GND	1	Itpu	Clock Select
49 X 50 I/ 51 R (I 52 R	KCLK ASLEEP (P_PF05) RESERVED	0	lt/Ot2	-	112	GND	~		
50 I/ 51 R (I 52 R	ASLEEP (P_PF05) RESERVED	0		NC		GND	G	GND	GND
51 R (I 52 R	RESERVED		010		113	CLKIN	I	lt	GND
(I 52 R			Ot2	VC: SLEEP	114	XTLI	I	lx	Crystal Circuit
		I/O	ltpu/Ot2	NC	115	XTLO	0	Ox	Crystal Circuit
53 V	RESERVED (GP00)	I/O	lt/Ot2	NC	116	VDD	Р	PWR	+3.3V
	/DD_CORE	Р	PWR	Internal core voltage	117	NMI#	I	Ithpu	+3.3V
	RESERVED P_PA04)	I/O	ltpu/Ot2	NC	118	WRITE#	0	lt/Ot2	EB: WRITE#
	RESERVED P_PA00)	I/O	ltpu/Ot2	NC	119	READ#	0	lt/Ot2	EB: READ#
	RESERVED P_PA05)	I/O	ltk/Ot2	NC	120	GND	G	GND	GND
57 L	_PO	I	ltpu/Ot2	+3.3V through 240 KΩ	121	PHS2	0	Ot2	NC
58 V	/DD	Р	PWR	+3.3V	122	HD0 (PC0)	I/O	lth/Ot8	HB: HD0
	RESERVED BD2CLK)	0	ltpu/Ot2	NC	123	HD1 (PC1)	I/O	lth/Ot8	HB: HD1
60 V	/GG	Р	PWRG	+3.3V or +5V	124	VDD	Р	PWR	+3.3V
61 C	CLKOUT	0	lt/Ot2	NC	125	HD2 (PC2)	I/O	Ith/Ot8	HB: HD2
62 D	00	I/O	lth/Ot2	EB: D0	126	HD3 (PC3)	I/O	Ith/Ot8	HB: HD3
63 D	D1	I/O	IthOt2	EB: D1	127	HD4 (PC4)	I/O	Ith/Ot8	HB: HD4
64 D	02	I/O	lth/Ot2	EB: D2	128	GND	G	GND	GND

### Table 3-1. CX81801 Modem 128-Pin TQFP Pin Signals for Parallel Interface (PARIF = High) (Continued)

2.

Interface Legend: DIB Digital Isolation Barrier EB Expansion Bus HB Host Bus

NC VC No internal pin connection Voice Codec

Label	Pin	I/O	I/O Type	Signal Name/Description		
			ę	System		
XTLI, XTLO	114, 115	I, O	lx, Ox	<b>Crystal In and Crystal Out.</b> If an external 28.224 MHz crystal circuit is used instead of an external clock circuit, connect XTLI and XTLO to the external crystal circuit and connect CLKIN to digital ground (GND).		
CLKIN	113	I	lt	<b>Clock In.</b> If an external 28.224 MHz clock circuit is used instead o an external crystal circuit, connect CLKIN to the clock output and leave XTLI and XTLO open.		
CLKOUT	61	0	lt/Ot2	Clock Out. 28.224 MHz output clock. Leave open.		
DV1TP	111	I	ltpu	<b>Clock Input Select.</b> This input is used to choose the clock input. Connect to +3.3V or leave open to select XTLI as the clock input. Connect to GND to select CLKIN as the clock input.		
PARIF	5	I	ltpu	<b>Parallel/Serial Interface Select.</b> PARIF input high (open) selects parallel host interface operation (see this table); PARIF low (GND) selects serial DTE interface operation (see Table 3-4).		
LINE_SEL (PE7)	23	I	lt/Ot8	Line Interface Select. Selects telephone line interface. Connect to +3.3V though 47 K $\Omega$ .		
STPMODE# (PD3)	9	Ι	lth/Ot2	Stop Mode. Not used. Leave open.		
NMI#	117	T	lthpu	Non-Maskable Interrupt. Not used. Connect to +3.3V.		
RESET#	34	1	lt	Reset. The active low RESET# input resets the Smart Modem logic, and restores the saved configuration from serial EEPROM or returns the modem to the factory default values if NVRAM is not present. RESET# low holds the modem in the reset state; RESET# going high releases the modem from the reset state. After application of VDD, RESET# must be held low for at least 15 ms after the VDD power reaches operating range. The modem device set is ready to use 25 ms after the low-to-high transition of RESET#.		
				For parallel Interface, connect RESET# input to the host bus RESET line through an inverter.		
VGG	60	Р	PWRG	I/O Signaling Voltage Source. Connect to +3.3V for +3.3V inputs, or to +5V for +5V inputs.		
VDD	2, 15, 40, 58, 78, 100, 108, 116, 124	Р	PWR	Digital Supply Voltage. Connect to VCC (+3.3V, filtered).		
VDD_CORE	20, 53, 85	Р	PWR	Core Voltage. Internal core voltage.		
GND	10, 25, 30, 44, 48, 68, 90, 95, 103, 112, 120, 128	G	GND	Digital Ground. Connect to digital ground (GND).		
LPO	57	I	I/O	Low Power Oscillator. Connect to +3.3V through 240 K $\Omega$ .		
NOXYCK	47	I	ltpu	<b>Disable XCLK Output</b> . When low, disables XCLK output (reduces internal power consumption). When high, enables XCLK output. Connect to GND.		
PLLVDD	82	Р	PWR	PLL Circuit Digital Supply Voltage. Connect to +3.3V and to GND through 0.1 $\mu$ F.		
PLLGND	83	G	GND	PLL Circuit Digital Ground. Connect to GND.		
		Se	erial EEPRO	M (NVRAM) Interface		
NVMCLK (PA7)	33	0	lt/Ot2	<b>NVRAM Clock.</b> NVMCLK output high enables the EEPROM. Connect to EEPROM SCL pin.		
NVMDATA (PE3)	18	I/O	lt/Ot2	<b>NVRAM Data.</b> The NVMDATA pin supplies a serial data interface to the EEPROM. Connect to EEPROM SDA pin and to +3.3V through 10 K $\Omega$ .		

Table 3-2. CX81801 Modem Pin Signal Definitions for Parallel Interface (PARIF =	Hiah)

3-8


Label	Pin	I/O	I/O Type	Signal Name/Description
			Speal	ser Interface
DSPKOUT	98	0	lt/Ot2	<b>Modem Speaker Digital Output.</b> The DSPKOUT digital output reflects the received analog input signal digitized to TTL high or low level by an internal comparator.
			DIB	Interface
PWRCLKP	96	0	Odpc	<b>Clock and Power Positive.</b> Provides clock and power to the LSD. Connect to DIB transformer primary winding non-dotted terminal.
PWRCLKN	97	0	Odpc	<b>Clock and Power Negative.</b> Provides clock and power to the LSD. Connect to DIB transformer primary winding dotted terminal.
DIB_DATAP	93	I/O	ldd/Odd	<b>Data Positive.</b> Transfers data, control, and status information between the Smart Modem and the LSD. Connect to LSD through DIB data positive channel components.
DIB_DATAN	94	I/O	ldd/Odd	<b>Data Negative.</b> Transfers data, control, and status information between the Smart Modem and the LSD. Connect to LSD through DIB data negative channel components.
	•		Externa	Bus Interface
A0-A9, A10-A15, A16 (PB0),	71-77, 79-81, 84, 86-89, 91, 99,	0, 0, 0,	It/Ot8, It/Ot8, It/Ot2,	Address Lines 0-18. A0-A18 are the address output lines used to access external memory; up to 4 Mb (512 KB) ROM/flash ROM using A0-A18 and up to 1 Mb (128 KB) RAM using A0-A16.
A17 (PB4), A18 (PB5)	105, 106	0, 0	lt/Ot2, lt/Ot2	The 256 KB base modem ROM code is located in the 0-256 KB address range.
D0-D7	62-67, 69-70	I/O	lth/Ot2	<b>Data Line 0-7.</b> D0-D7 are the bidirectional external memory bus data lines.
READ#	119	0	lt/Ot2	<b>Read Enable.</b> READ# output low enables data transfer from the selected device to the D0-D7 lines.
WRITE#	118	0	lt/Ot2	Write Enable. WRITE# output low enables data transfer from the D0-D7 lines to the selected device.
ROMSEL# (PB2)	102	0	Ot2	<b>ROM Select</b> . ROMSEL# (PB2, ES3) output low selects the external ROM/flash ROM.
RAMSEL# (PB3)	104	0	lt/Ot2	<b>RAM Select.</b> RAMSEL# (PB3, ES2) output low selects the external RAM.
RESERVED (PB1)	101	0	lt/Ot2	Reserved. PB1 (ES4) is used internally. Leave open.
EXT_RES# (PB6)	107	0	lt/Ot2	External Device Reset. Active low reset for external devices. Leave open if not used.
	•		CX2044	2 VC Interface
IASLEEP (P_PF05)	50	0	Ot2	Modem Sleep. Connect to VC SLEEP pin.
M_CLK (P_PB00)	37	0	lt/Ot2	Master Clock Output. Connect to VC M_CLKIN pin.
SR2CLK (P_PGP05)	92	1	ltpu/Ot2	Voice Serial Clock input. Connect to VC M_SCK pin.
SA2CLK (P_PX05)	38	1	ltpu/Ot2	Voice Serial Frame Sync Input. Connect to VC M_STROBE pin.
SR3OUT	35	0	Ot2	Voice Serial Transmit Data Output. Connect to VC M_TXSIN pin.
SR3IN (P_PX01)	36	1	ltk/Ot2	Voice Serial Receive Data Input. Connect to VC M_RXOUT pin.
SR2IO (P_PX06)	39	0	lt/Ot2	Voice Control Output. Connect to VC M_CNTRLSIN pin.


Label	Pin	I/O	I/O Type	Signal Name/Description
	·		Parallel	Host Interface
HCS# (PD4)	11	I	lt	Host Bus Chip Select. HCS# input low enables the MCU host bus interface.
HWT# (PD5)	12	I	lthpu	<b>Host Bus Write.</b> HWT# is an active low, write control input. When HCS# is low, HWT# low allows the host to write data or control words into a selected MCU register.
HRD# (PD6)	13	I	lthpu	Host Bus Read. HRD# is an active low, read control input. When HCS# is low, HRD# low allows the host to read status information or data from a selected MCU register.
HINT (PB7)	109	0	lt/Ot8	Host Bus Interrupt. HINT output is set high when the receiver error flag, received data available, transmitter holding register empty, or modem status interrupt is asserted. HINT is reset low upon the appropriate interrupt service or master reset operation.
HA0-HA2 (PD0-PD2)	6-8	I	lthpd/Ot2	Host Bus Address Lines 0-2. During a host read or write operation with HCS# low, HA0-HA2 select an internal MCU 16550A-compatible register.
HD0-HD7 (PC0-PC7)	122-123, 125- 127, 1, 3-4	I/O	lth/Ot8	Host Bus Data Lines 0-7. HD0-HD7 are three-state input/output lines providing bidirectional communication between the host and the MCU. Data, control words, and status information are transferred over HD0-HD7.

Table 3-2. CX81801 Modem Pin Signal Definitions for Parallel Interface (PARIF = High) (Continued)

Label	Label Pin I/O I/O Type Signal Name/Description						
Eabor				A Interface			
VOICE# (PE1)	16	0	It/Ot2	Voice Relay Control. This output (typically active low) used to control the normally open voice relay.			
HS_LCS (PE4)	19	1	lt/Ot2	Handset Line Current Sense. LCS is an active high input that indicates a handset off-hook status. Not required for data/fax/voice/speakerphone operation. If not used, connect to GND through 47 K $\Omega$ .			
	-	1	N	ot Used			
TESTP	110	I	Itpu	Test. Used for factory test only. Leave open.			
XCLK	49	0	lt/Ot2	Not Used. Leave open.			
PHS2	121	0	Ot2	Not Used. Leave open.			
SR4RIN	45	1	ltk	Not Used. Leave open.			
PA2	27	I	lt/Ot2	Not Used. Leave open.			
PA6	32	0	lt/Ot2	Not Used. Leave open.			
PD7	46	I/O	lt/Ot2	Not Used. Leave open.			
P_PX00	41	I/O	lt/Ot8	Not Used. Leave open.			
P_PX02	42	I/O	ltpu/Ot2	Not Used. Leave open.			
P_PX03	43	I/O	ltpu/Ot2	Not Used. Leave open.			
RESERVED (PA0)	24	0	lt/Ot2	Not Used. Leave open.			
RESERVED (PA1)	26	0	lt/Ot2	Not Used. Leave open.			
RESERVED (PA3)	28	Ι	ltpu/Ot2	Not Used. Leave open.			
RESERVED (PA4)	29	I	ltpu/Ot2	Not Used. Leave open.			
RESERVED (PA5)	31	I	lt/Ot2	<b>Reserved.</b> Connect to +3.3V though 47 K $\Omega$ .			
RESERVED (PE0)	14	0	lt/Ot8	Not Used. Leave open.			
RESERVED (PE2)	17	0	lt/Ot2	Not Used. Leave open.			
RESERVED (PE5)	21	I/O	lt/Ot2	<b>Reserved.</b> Connect to +3.3V though 47 K $\Omega$ .			
RESERVED (PE6)	22	0	lt/Ot2	Not Used. Leave open.			
RESERVED (GP00)	52	I/O	lt/Ot2	Not Used. Leave open.			
RESERVED (P_PA00)	55	I/O	ltpu/Ot2	Not Used. Leave open.			
RESERVED (P_PA04)	54	I/O	ltpu/Ot2	Not Used. Leave open.			
RESERVED (P_PA05)	56	I/O	ltk/Ot2	Not Used. Leave open.			
RESERVED (P_PB01)	51	I/O	ltpu/Ot2	Not Used. Leave open.			
RESERVED (P_BD2CLK)	59	I/O	ltpu/Ot2	Not Used. Leave open.			
Notes:							
	3-5. jital Isolation Ba pansion Bus	rrier					
HB Hos NC No VC Voi	st Bus internal pin con ce Codec		., .				
KESERVED = No	external connec	ction allow	wed (may hav	ve internal connection).			


Table 3-2. CX81801 Modem Pin Signal Definitions for Parallel Interface (PARIF = High) (Continued)





3-12

Conexant






Figure 3-4. CX81801 Modem 128-Pin TQFP Pin Signals for Serial Interface (PARIF = Low)

Pin	Signal Label	I/O	I/O Type	Interface	Pin	Signal Label	I/O	I/O Type	Interface
1	RI# (PC5)	0	Ith/Ot8	DTE IF: RI#	65	D3	I/O	lth/Ot2	EB: D3
2	VDD	Р	PWR	+3.3V	66	D4	I/O	lth/Ot2	EB: D4
3	TM# (PC6)	0	lth/Ot8	DTE IF: TM#	67	D5	I/O	lth/Ot2	EB: D5
4	RESERVED (PC7)	1	lth/Ot8	+3.3V through 47 KΩ	68	GND	G	GND	GND
5	PARIF	I	ltpu	GND (serial interface)	69	D6	I/O	lth/Ot2	EB: D6
6	DTRIND# (PD0)	0	Ithpd/Ot2	LED: DTRIND#	70	D7	I/O	lth/Ot2	EB: D7
7	PD1	I/O	Ithpd/Ot2	NC	71	A0	0	lt/Ot8	EB: A0
8	PD2	I/O	Ithpd/Ot2	NC	72	A1	0	lt/Ot8	EB: A1
9	STPMODE# (PD3)	I	lth/Ot2	NC	73	A2	0	lt/Ot8	EB: A2
10	GND	G	GND	GND	74	A3	0	lt/Ot8	EB: A3
11	DTR# (PD4)	I	lt	DTE IF: DTR#	75	A4	0	lt/Ot8	EB: A4
12	RESERVED (PD5)	I	Ithpu	NC	76	A5	0	lt/Ot8	EB: A5
13	RTS# (PD6)	I	Ithpu	DTE IF: RTS#	77	A6	0	lt/Ot8	EB: A6
14	OHIND# (PE0)	0	lt/Ot8	LED: OHIND#	78	VDD	Р	PWR	+3.3V
15	VDD	Р	PWR	+3.3V	79	A7	0	lt/Ot8	EB: A7
16	VOICE# (PE1)	0	lt/Ot2	DAA: VOICE#	80	A8	0	lt/Ot8	EB: A8
17	RESERVED (PE2)	0	lt/Ot2	NC	81	A9	0	lt/Ot8	EB: A9
18	NVMDATA (PE3)	I/O	lt/Ot2	NVRAM: SDA	82	PLLVDD	Ρ	PWR	+3.3V and GND through 0.1 μF
19	HS_LCS (PE4)	I	lt/Ot2	GND through 47 K $\Omega$	83	PLLGND	G	GND	GND
20	VDD_CORE	Р	PWR	Internal core voltage	84	A10	0	lt/Ot8	EB: A10
21	RESERVED (PE5)	I/O	lt/Ot2	+3.3V through 47 KΩ	85	VDD_CORE	Р	PWR	Internal core voltage
22	SSD_RING# (PE6)	0	lt/Ot2	NC	86	A11	0	lt/Ot8	EB: A11
23	LINE_SEL (PE7)	1	lt/Ot8	+3.3V through 47 KΩ	87	A12	0	lt/Ot8	EB: A12
24	RESERVED (PA0)	0	lt/Ot2	NC	88	A13	0	lt/Ot8	EB: A13
25	GND	G	GND	GND	89	A14	0	lt/Ot8	EB: A14
26	SSD_INT (PA1)	0	lt/Ot2	NC	90	GND	G	GND	GND
27	TXD# (PA2)	1	lt/Ot2	DTE IF: TXD#	91	A15	0	lt/Ot8	EB: A15
28	RESERVED (PA3)	1	ltpu/Ot2	NC	92	SR2CLK (P_PGP05)	1	ltpu/Ot2	VC: M_SCK
29	RESERVED (PA4)	I	ltpu/Ot2	NC	93	DIB_DATAP	I/O	ldd/Odd	DIB: Data Pos. Channel
30	GND	G	GND	GND	94	DIB_DATAN	I/O	ldd/Odd	DIB: Data Neg. Channel
31	RESERVED (PA5)	I	lt/Ot2	+3.3V through 47 KΩ	95	GND	G	GND	GND
32	RXD# (PA6)	0	lt/Ot2	DTE IF: RXD#	96	PWRCLKP	0	Odpc	DIB: Transformer primary winding non- dotted terminal
33	NVMCLK (PA7)	0	lt/Ot2	NVRAM: SCL	97	PWRCLKN	0	Odpc	DIB: Transformer primary winding dotted terminal
34	RESET#	I	lt	Reset Circuit	98	DSPKOUT	0	lt/Ot2	Speaker Circuit
35	SR3OUT	0	Ot2	VC: M_TXSIN	99	A16 (PB0)	0	lt/Ot2	EB: A16
36	SR3IN (P_PX01)	I	ltk/Ot2	VC: M_RXOUT	100	VDD	Р	PWR	+3.3V
37	M_CLK (P_PB00)	0	lt/Ot2	VC: M_CLKIN	101	RESERVED (PB1)	0	lt/Ot2	NC
38	SA2CLK (P_PX05)	I	ltpu/Ot2	VC: M_STROBE	102	ROMSEL# (PB2)	0	Ot2	EB: ROM CE#
39	SR2IO (P_PX06)	0	lt/Ot2	VC: M_CNTRLSIN	103	GND	G	GND	GND
40	VDD	Р	PWR	+3.3V	104	RAMSEL# (PB3)	0	lt/Ot2	EB: RAM CS#
41	P_PX00	I/O	lt/Ot8	NC	105	A17 (PB4)	0	lt/Ot2	EB: A17
42	P_PX02	I/O	ltpu/Ot2	NC	106	A18 (PB5)	0	lt/Ot2	EB: A18
43	P_PX03	I/O	ltpu/Ot2	NC	107	EXT_RES# (PB6)	0	lt/Ot2	NC
44	GND	G	GND	GND	108	VDD	Р	PWR	+3.3V
45	SR4IN	I	ltk	NC	109	TMIND# (PB7)	0	lt/Ot8	LED: TMIND#
46	PD7	I/O	lt/Ot2	NC	110	TESTP	1	ltpu	NC

Table 3-3. CX81801 Modem 128-Pin TQFP Pin Signals for Serial Interface (PARIF = Low)

Pin	Signal Label	I/O	I/O Type	Interface	Pin	Signal Label	I/O	I/O Type	Interface
47	NOXYCK	I	ltpu	GND	111	DV1TP	I	ltpu	Clock Select
48	GND	G	GND	GND	112	GND	G	GND	GND
49	XCLK	0	lt/Ot2	NC	113	CLKIN	I	lt	GND
50	IASLEEP (P_PF05)	0	Ot2	VC: SLEEP	114	XTLI	I	lx	Crystal Circuit
51	RXCLK# (P_PB01)	0	ltpu/Ot2	DTE: RXCLK	115	XTLO	0	Ox	Crystal Circuit
52	XTCLK# (GP00)	I	lt/Ot2	DTE: XTCLK	116	VDD	Р	PWR	+3.3V
53	VDD_CORE	Р	PWR	Internal core voltage	117	NMI#	I	Ithpu	+3.3V
54	TXCLK# (P_PA04)	0	ltpu/Ot2	DTE: TXCLK	118	WRITE#	0	lt/Ot2	EB: WRITE#
55	RESERVED (P_PA00)	I/O	ltpu/Ot2	NC	119	READ#	0	lt/Ot2	EB: READ#
56	RESERVED (P_PA05)	I/O	ltk/Ot2	NC	120	GND	G	GND	GND
57	LPO	I	ltpu/Ot2	+3.3V through 240 KΩ	121	PHS2	0	Ot2	NC
58	VDD	Р	PWR	+3.3V	122	DSR# (PC0)	I/O	lth/Ot8	DTE IF: DSR#
59	RESERVED (BD2CLK)	0	ltpu/Ot2	NC	123	CTS# (PC1)	I/O	lth/Ot8	DTE IF: CTS#
60	VGG	Р	PWRG	+3.3V or +5V	124	VDD	Р	PWR	+3.3V
61	CLKOUT	0	lt/Ot2	NC	125	RLSD# (PC2)	I/O	Ith/Ot8	DTE IF: RLSD#
62	D0	I/O	lth/Ot2	EB: D0	126	PC3	I/O	lth/Ot8	NC
63	D1	I/O	lthOt2	EB: D1	127	AAIND# (PC4)	0	lth/Ot8	LED: AAIND#
64	D2	I/O	lth/Ot2	EB: D2	128	GND	G	GND	GND

### Table 3-3. CX81801 Modem 128-Pin TQFP Pin Signals for Serial Interface (PARIF = Low) (Continued)

1. I/O Types: See Table 3-5.

2.

Interface Legend: DIB Digital Isolation Barrier EB Expansion Bus HB Host Bus

NC VC No internal pin connection Voice Codec

102199B

Label	Pin	I/O	I/O Type	Signal Name/Description		
			ę	System		
XTLI, XTLO	114, 115	l, O	lx, Ox	<b>Crystal In and Crystal Out.</b> If an external 28.224 MHz crystal circuit is used instead of an external clock circuit, connect XTLI and XTLO to the external crystal circuit and connect CLKIN to digital ground (GND).		
CLKIN	113	I	lt	Clock In. If an external 28.224 MHz clock circuit is used instead of an external crystal circuit, connect CLKIN to the clock output and leave XTLI and XTLO open.		
CLKOUT	61	0	lt/Ot2	Clock Out. 28.224 MHz output clock. Leave open.		
DV1TP	111	I	ltpu	<b>Clock Input Select.</b> This input is used to choose the clock input. Connect to +3.3V or leave open to select XTLI as the clock input. Connect to GND to select CLKIN as the clock input.		
PARIF	5	I	ltpu	<b>Parallel/Serial Interface Select.</b> PARIF input high (open) selects parallel host interface operation (see signal definitions in Table 3-2); PARIF low (GND) selects serial DTE interface operation (see signal definitions in this table).		
LINE_SEL (PE7)	23	I	lt/Ot8	Line Interface Select. Selects telephone line interface. Connect to +3.3V.		
STPMODE# (PD3)	9	Ι	lth/Ot2	Stop Mode. Not used. Leave open.		
NMI#	117	1	lthpu	Non-Maskable Interrupt. Not used. Connect to +3.3V.		
RESET#	34	1	It	<ul> <li>Reset. The active low RESET# input resets the Smart Modem logic, and restores the saved configuration from serial EEPROM or returns the modem to the factory default values if NVRAM is not present.</li> <li>RESET# low holds the modem in the reset state; RESET# going high releases the modem from the reset state. After application of VDD, RESET# must be held low for at least 15 ms after the VDD power reaches operating range. The modem device set is ready to use 25 ms after the low-to-high transition of RESET#.</li> </ul>		
				For serial Interface, the RESET# input is typically connected to a reset switch circuit.		
VGG	60	Р	PWRG	<b>I/O Signaling Voltage Source.</b> Connect to +3.3V for +3.3V inputs or to +5V for +5V inputs.		
VDD	2, 15, 40, 58, 78, 100, 108, 116, 124	Ρ	PWR	Digital Supply Voltage. Connect to VCC (+3.3V, filtered).		
VDD_CORE	20, 53, 85	Р	PWR	Core Voltage. Internal core voltage.		
GND	10, 25, 30, 44, 48, 68, 90, 95, 103, 112, 120, 128	G	GND	Digital Ground. Connect to digital ground (GND).		
LPO	57	Ι	I/O	Low Power Oscillator. Connect to +3.3V through 240 K $\Omega$ .		
NOXYCK	47	I	ltpu	<b>Disable XCLK Output</b> . When low, disables XCLK output (reduces internal power consumption). When high, enables XCLK output. Connect to GND.		
PLLVDD	82	Р	PWR	PLL Circuit Digital Supply Voltage. Connect to +3.3V and to GND through 0.1 $\mu$ F.		
PLLGND	83	G	GND	PLL Circuit Digital Ground. Connect to GND.		
		1	1	M (NVRAM) Interface		
NVMCLK (PA7)	33	0	lt/Ot2	NVRAM Clock. NVMCLK output high enables the EEPROM. Connect to EEPROM SCL pin.		
NVMDATA (PE3)	18	I/O	lt/Ot2	<b>NVRAM Data.</b> The NVMDATA pin supplies a serial data interface to the EEPROM. Connect to EEPROM SDA pin and to +3.3V through 10 K $\Omega$ .		

3-16

Label	Pin	I/O	I/O Type	Signal Name/Description
			Speak	er Interface
DSPKOUT	98	0	lt/Ot2	<b>Modem Speaker Digital Output.</b> The DSPKOUT digital output reflects the received analog input signal digitized to TTL high or low level by an internal comparator.
			DIB	Interface
PWRCLKP	96	0	Odpc	<b>Clock and Power Positive.</b> Provides clock and power to the LSD. Connect to DIB transformer primary winding non-dotted terminal.
PWRCLKN	97	0	Odpc	<b>Clock and Power Negative.</b> Provides clock and power to the LSD. Connect to DIB transformer primary winding dotted terminal.
DIB_DATAP	93	I/O	ldd/Odd	<b>Data Positive.</b> Transfers data, control, and status information between the Smart Modem and the LSD. Connect to LSD through DIB data positive channel components.
DIB_DATAN	94	I/O	ldd/Odd	<b>Data Negative.</b> Transfers data, control, and status information between the Smart Modem and the LSD. Connect to LSD through DIB data negative channel components.
			External	Bus Interface
A0-A9, A10-A15, A16 (PB0),	71-77, 79-81, 84, 86-89, 91, 99,	0, 0, 0,	It/Ot8, It/Ot8, It/Ot2,	Address Lines 0-18. A0-A18 are the address output lines used to access external memory; up to 4 Mb (512 KB) ROM/flash ROM using A0-A18 and up to 1 Mb (128 KB) RAM using A0-A16.
A17 (PB4), A18 (PB5)	105, 106	0, 0	lt/Ot2, lt/Ot2	The 256 KB base modem ROM code is located in the 0-256 KB address range.
D0-D7	62-67, 69-70	I/O	lth/Ot2	<b>Data Line 0-7.</b> D0-D7 are bidirectional external memory bus data lines.
READ#	119	0	lt/Ot2	<b>Read Enable.</b> READ# output low enables data transfer from the selected device to the D0-D7 lines.
WRITE#	118	0	lt/Ot2	Write Enable. WRITE# output low enables data transfer from the D0-D7 lines to the selected device.
ROMSEL# (PB2)	102	0	Ot2	<b>ROM Select</b> . ROMSEL# (PB2, ES3) output low selects the external ROM.
RAMSEL# (PB3)	104	0	lt/Ot2	<b>RAM Select.</b> RAMSEL# (PB3, ES2) output low selects the external RAM.
RESERVED (PB1)	101	0	lt/Ot2	Reserved. PB1 (ES4) is used internally. Leave open.
EXT_RES# (PB6)	107	0	lt/Ot2	External Device Reset. Active low reset for external devices. Leave open if not used.
	•		CX20442	2 VC Interface
IASLEEP (P_PF05)	50	0	Ot2	Modem Sleep. Connect to VC SLEEP pin.
M_CLK (P_PB00)	37	0	lt/Ot2	Master Clock Output. Connect to VC M_CLKIN pin.
SR2CLK (P_PGP05)	92	1	ltpu/Ot2	Voice Serial Clock input. Connect to VC M_SCK pin.
SA2CLK (P_PX05)	38	I	ltpu/Ot2	Voice Serial Frame Sync Input. Connect to VC M_STROBE pin.
SR3OUT	35	0	Ot2	Voice Serial Transmit Data Output. Connect to VC M_TXSIN pin.
SR3IN (P_PX01)	36	I	ltk/Ot2	Voice Serial Receive Data Input. Connect to VC M_RXOUT pin.
SR2IO (P_PX06)	39	0	lt/Ot2	Voice Control Output. Connect to VC M_CNTRLSIN pin.

Label	Pin	I/O	I/O Type	Signal Name/Description
		V.24 (	EIA/TIA-232	-E) DTE Serial Interface
TXD# (PA2)	27	I	lt/Ot2	Transmitted Data (EIA BA/ITU-T CT103). The DTE uses the TXD# line to send data to the modem for transmission over the telephone line or to transmit commands to the modem.
RXD# (PA6)	32	0	lt/Ot2	Received Data (EIA BB/ITU-T CT104). The modem uses the RXD# line to send data received from the telephone line to the DTE and to send modem responses to the DTE. During command mode, RXD# data represents the modem responses to the DTE.
CTS# (PC1)	123	0	lth/Ot8	Clear To Send (EIA CB/ITU-T CT106). CTS# output ON (low) indicates that the modem is ready to accept data from the DTE. In asynchronous operation, in error correction or normal mode, CTS# is always ON (low) unless RTS/CTS flow control is selected by the &Kn command.
				In synchronous operation, the modem also holds CTS# ON during asynchronous command state. The modem turns CTS# OFF immediately upon going off-hook and holds CTS# OFF until both DSR# and RLSD# are ON and the modem is ready to transmit and receive synchronous data. The modem can also be commanded by the &Rn command to turn CTS# ON in response to an RTS# OFF-to-ON transition.
DSR# (PC0)	122	0	lth/Ot8	Data Set Ready (EIA CC/ITU-T CT107). DSR# indicates modem status to the DTE. DSR# OFF (high) indicates that the DTE is to disregard all signals appearing on the interchange circuits except Ring Indicator (RI#). DSR# output is controlled by the AT&Sn command.
RLSD# (PC2)	125	0	lth/Ot8	Received Line Signal Detector (EIA CF/ITU-T CT109). When AT&C0 command is not in effect, RLSD# output is ON when a carrier is detected on the telephone line or OFF when carrier is not detected.
TM# (PC6)	3	0	lth/Ot8	Test Mode (EIA TM/ITU-T CT142). The TM# output indicates the modem is in test mode (low) or in any other mode (high).
RI# (PC5)	1	0	lth/Ot8	<b>Ring Indicator (EIA CE/ITU-T CT125).</b> RI# output ON (low) indicates the presence of an ON segment of a ring signal on the telephone line.
DTR# (PD4)	11	I	lt	<b>Data Terminal Ready (EIA CD/ITU-T CT108).</b> The DTR# input is turned ON (low) by the DTE when the DTE is ready to transmit or receive data. DTR# ON prepares the modem to be connected to the telephone line, and maintains the connection established by the DTE (manual answering) or internally (automatic answering). DTR# OFF places the modem in the disconnect state under control of the &Dn and &Qn commands.
RTS# (PD6)	13	Ι	lthpu	<b>Request To Send (EIA CA/ITU-T CT105).</b> RTS# input ON (low) indicates that the DTE is ready to send data to the modem. In the command state, the modem ignores RTS#.
				In asynchronous operation, the modem ignores RTS# unless RTS/CTS flow control is selected by the &Kn command. In synchronous on-line operation, the modem can be commanded by the &Rn command to ignore RTS# or to respond to RTS# by turning on CTS# after the delay specified by Register S26.

Label	Pin	I/O	I/O Type	Signal Name/Description
	V.24	(EIA/TI	A-232-E) DT	E Serial Interface (Continued)
RXCLK# (P_PB01)	51	0	ltpu/Ot2	<b>Receive Data Clock.</b> A synchronous Receive Data Clock (RXCLK) is output in synchronous modes. The RXCLK frequency is the data rate ( $\pm 0.01\%$ ) with a duty cycle of $50\pm1\%$ . Leave open if not used.
TXCLK# (P_PA04)	54	0	ltpu/Ot2	<b>Transmit Data Clock.</b> A synchronous Transmit Data Clock (TXCLK) is output in synchronous modes. The TXCLK frequency is the data rate (±0.01%) with a duty cycle of 50±1%. Leave open if not used.
XTCLK# (GP00)	52	I	lt/Ot2	External Data Clock. A synchronous External Transmit Data Clock (XTCLK) is input in synchronous modes.
			LED Indi	cator Interface
AAIND# (PC4)	127	0	lth/Ot8	<b>Auto Answer Indicator.</b> AAIND# output ON (low) corresponds to the indicator on. AAIND# output is active when the modem is configured to answer the ring automatically (ATS0 command $\neq$ 0).
TMIND# (PB7)	109	0	lt/Ot8	<b>Test Mode Indicator.</b> TMIND# output ON (low) corresponds to the indicator on. TMIND# output pulses (indicator flashes) when the modem is in test mode and if an error is detected.
DTRIND# (PD0)	6	0	lthpd/Ot2	<b>DTR Indicator.</b> DTRIND# output ON (low) corresponds to the indicator on. The DTRIND# state reflects the DTR# output state except when the &D0 command is active, in which case DTRIND# is low.
OHIND# (PE0)	14	0	lt/Ot8	<b>Off-Hook Indicator.</b> OHIND# (PE0) indicates the status of the off-hook relay.

Label	Pin	I/O	I/O Type	Signal Name/Description			
	•		DAA	Interface			
VOICE# (PE1)	16	0	lt/Ot2	Voice Relay Control. This output (typically active low) used to control the normally open voice relay.			
HS_LCS (PE4)	19	I	lt/Ot2	Handset Line Current Sense. LCS is an active high input that indicates a handset off-hook status. Not required for data/fax/voice/speakerphone operation. If not used, connect to GND through 47 K $\Omega$ .			
			N	ot Used			
TESTP	110	Ι	Itpu	Test. Used for factory test only. Leave open.			
XCLK	49	0	lt/Ot2	Not Used. Leave open.			
S4RIN	45	Ι	ltk	Not Used. Leave open.			
PHS2	121	0	Ot2	Not Used. Leave open.			
PC3	126	I/O	lth/Ot8	Not Used. Leave open.			
PD1	7	I/O	lthpd/Ot2	Not Used. Leave open.			
PD2	8	I/O	lthpd/Ot2	Not Used. Leave open.			
PD7	46	I/O	lt/Ot2	Not Used. Leave open.			
P_PX00	41	I/O	lt/Ot8	Not Used. Leave open.			
P_PX02	42	I/O	ltpu/Ot2	Not Used. Leave open.			
P_PX03	43	I/O	ltpu/Ot2	Not Used. Leave open.			
RESERVED (PA0)	24	0	lt/Ot2	Not Used. Leave open.			
RESERVED (PA1)	26	0	lt/Ot2	Not Used. Leave open.			
RESERVED (PA3)	28	1	ltpu/Ot2	Not Used. Leave open.			
RESERVED (PA4)	29	1	ltpu/Ot2	Not Used. Leave open.			
RESERVED (PA5)	31	1	lt/Ot2	<b>Reserved.</b> Connect to +3.3V though 47 KΩ.			
RESERVED (PC7)	4	1	lth/Ot8	<b>Reserved</b> . Connect to +3.3V through 47 K $\Omega$ .			
RESERVED (PD5)	12	1	lthpu	Reserved. Leave open.			
RESERVED (PE2)	17	0	lt/Ot2	Not Used. Leave open.			
RESERVED (PE5)	21	I/O	lt/Ot2	<b>Reserved.</b> Connect to +3.3V though 47 K $\Omega$ .			
RESERVED (PE6)	22	0	lt/Ot2	Not Used. Leave open.			
RESERVED (P_PA00)	55	I/O	ltpu/Ot2	Not Used. Leave open.			
RESERVED (P_PA05)	56	I/O	ltk/Ot2	Not Used. Leave open.			
RESERVED (P_BD2CLK)	59	I/O	ltpu/Ot2	Not Used. Leave open.			
Notes:	•						
1. I/O Types: See Table	3-5.						
	gital Isolation Barr	ier					

DIBDigital Isolation BarrierEBExpansion BusHBHost BusNCNo internal pin connectionVCVoice CodecRESERVED = No external connection allowed (may have internal connection).

I/O Type	Description
ldd/Odd	Digital input/output, DIB data transceiver
lx/Ox	I/O, wire
lt/Ot2	Digital input, +5V tolerant/ Digital output, 2 mA, $Z_{INT}$ = 120 $\Omega$
ltk/Ot2	Digital input, +5V tolerant, keeper/ Digital output, 2 mA, Z <sub>INT</sub> = 120 Ω
ltpu/Ot2	Digital input, +5V tolerant, 75k $\Omega$ pull up/ Digital output, 2 mA, Z <sub>INT</sub> = 120 $\Omega$
lt/Ot8	Digital input, +5V tolerant,/ Digital output, 8 mA, $Z_{INT}$ = 50 $\Omega$
Ithpd/Ot2	Digital input, +5V tolerant, hysteresis, 75k $\Omega$ pull down/ Digital output, 2 mA, Z <sub>INT</sub> = 120 $\Omega$
lth/Ot2	Digital input, +5V tolerant, hysteresis/Digital output, 2 mA, $Z_{INT}$ = 120 $\Omega$
lth/Ot8	Digital input, +5V tolerant, hysteresis/Digital output, 8 mA, $Z_{INT}$ = 50 $\Omega$
lt	Digital input, +5V tolerant
ltk	Digital input, +5V tolerant, keeper
Itkpu	Digital input, +5V tolerant, keeper, 75k $\Omega$ pull up
Itpu	Digital input, +5V tolerant, 75k $\Omega$ pull up
Ithpu	Digital input, +5V tolerant, hysteresis, 75k $\Omega$ pull up
Odpc	Digital output with adjustable drive, DIB clock and power
Ot2	Digital output, three-state, 2 mA, $Z_{INT}$ = 120 $\Omega$
PWR	VCC Power
PWRG	VGG Power
GND	Ground
NOTES:	
1. See DC	characteristics in Table 3-6.

### Table 3-5. CX81801 Modem I/O Type Definitions

2. I/O Type corresponds to the device Pad Type. The I/O column in signal interface tables refers to signal I/O direction used in the application.

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions
Input Voltage Low	VIL					
+5V tolerant		0	-	0.8	V	
+5V tolerant hysteresis		0	-	0.3 * VGG	V	
Input Voltage High	VIH		-		V	
+5V tolerant		2	-	5.25	V	
+5V tolerant hysteresis		0.7 * VDD	-	5.25	V	
Input Hysteresis	VH		-		V	
+3V hysteresis		0.5	-		V	
+5V tolerant, hysteresis		0.3	-		V	
Output Voltage Low	VOL					
Z <sub>INT</sub> = 120 Ω		0	_	0.4	V	IOL = 2 mA
Z <sub>INT</sub> = 50 Ω		0	1	0.4	V	IOL = 8 mA
Output Voltage High	VOH		-		V	
Z <sub>INT</sub> = 120 Ω		2.4	1	VDD	V	IOL = -2 mA
Z <sub>INT</sub> = 50 Ω		2.4	1	VDD	V	IOL = -8 mA
Pull-Up Resistance	Rpu	50	_	200	kΩ	
Pull-Down Resistance	Rpd	50	_	200	kΩ	
Test Conditions unless otherwise	se stated: VDI	$0 = +3.3 \pm 0.3$	/DC; TA =	0°C to 70°C; e	xternal loa	id = 50 pF.

Table 3-6. CX81801 Modem DC Electrical Characteristics

# 3.2 CX20493 LSD Hardware Pins and Signals

# 3.2.1 CX20493 LSD Signal Summary

### 3.2.1.1 Smart Modem Interface (Through DIB)

The DIB interface, power, and ground signals are:

- Clock (CLK, pin 26); input
- Digital Power (PWR+, pin 7); unregulated input power
- Regulated Digital Voltage Supply (DVdd, pin 24)
- Digital Ground (DGnd, pin 23); digital ground
- Regulated Analog Voltage Supply (AVdd, pin 2)
- Analog Ground (AGnd, pin 6); analog ground
- Data Positive (DIB\_P, pin 27); input/output
- Data Negative (DIB\_N, pin 28); input/output

### 3.2.1.2 Telephone Line Interface

The telephone line interface signals are:

- RING 1 AC Coupled (RAC1, pin 21); input
- TIP 1 AC Coupled (TAC1, pin 20); input
- RING 2 AC Coupled (RAC2, pin 19); input
- TIP 2 AC Coupled (TAC2, pin 18); input
- TIP and RING DC Measurement (TRDC, pin 12); input
- Electronic Inductor Capacitor (EIC, pin 11)
- Electronic Inductor Output (EIO, pin 17)
- Electronic Inductor Feedback (EIF, pin 16)
- Receive Analog Input (RXI, pin 9); input
- Transmit Output (TXO, pin 14); output
- Transmit Feedback (TXF, pin 13); input
- Virtual Impedance 0 (VZ, pin 10); input
- Electronic Inductor Ground (DC\_GND, pin 15)

## 3.2.1.3 Voltage References

There are three reference voltage pins:

- Output Middle (Center) Reference Voltage (Vc, pin 3); output for decoupling
- Output Reference Voltage (VRef, pin 4); output for decoupling
- Bias Resistor (RBias, pin 5); input

### 3.2.1.4 General Purpose Input/Output

There is one unassigned general purpose input/output pin:

General Purpose Input/Output 1 (GPIO1, pin 1); input/output

### 3.2.1.5 No Connects

Three pins are not used:

- No Connect 1 (NC1, pin 8); no internal connection
- No Connect 2 (NC2, pin 22); no internal connection
- No Connect 3 (NC3, pin 25); no internal connection

### 3.2.2 CX20493 LSD Pin Assignments and Signal Definitions


CX20493 LSD hardware interface signals are shown by major interface in Figure 3-5, are shown by pin number in Figure 3-6, and are listed by pin number in Table 3-7.

CX20493 LSD hardware interface signals are defined in Table 3-8.

CX20493 LSD GPIO DC electrical characteristics are specified in Table 3-9.

CX20493 LSD AVdd DC electrical characteristics are listed in Table 3-10.

Figure 3-5. CX20493 LSD Hardware Interface Signals






Figure 3-6. CX20493 LSD 28-Pin QFN Pin Signals

Table 3-7.	CX20493 LSL	) 28-Pin	QFN Pin	Sianals

Pin	Signal Label	Pin	Signal Label
1	GPIO1	15	DC_GND
2	AVdd	16	EIF
3	Vc	17	EIO
4	VRef	18	TAC2
5	RBias	19	RAC2
6	AGnd	20	TAC1
7	PWR+	21	RAC1
8	NC1	22	NC2
9	RXI	23	DGnd
10	VZ	24	DVdd
11	EIC	25	NC3
12	TRDC	26	CLK
13	TXF	27	DIB_P
14	ТХО	28	DIB_N

Label	Pin	I/O	I/O Type	Signal Name/Description
				System Signals
AVdd	2	PWR	PWR	<b>Regulated Power Output.</b> Provides external power for LSD digital circuits and a connection point for external decoupling. (AVdd is routed internally to LSD analog circuits.) See PWR+ pin description. Connect to LSD DVdd pin and connect to AGND_LSD through C928 and C930 in parallel. C928 and C930 must be placed close to pins 2 and 6. C930 must have ESR < 2 $\Omega$ .
AGnd	6	AGND_LSD	AGND_LSD	<b>Analog Ground.</b> Connect to minus (-) terminal of full wave rectifier (FWR). Connect FWR BR980 terminal to DIB transformer secondary winding undotted terminal through R922.
VRef	4	REF	REF	<b>Output Reference Voltage.</b> Connect to AGND_LSD through C940 and C976, which must be placed close to pin 4. Ensure a very close proximity between C940 and the VRef pin. C940 must have a maximum ESR of $2 \Omega$ .
VRef	4	REF	REF	<b>Output Reference Voltage.</b> Connect to AGND_LSD through C940 and C976, which must be placed close to pin 4. Ensure a very close proximity between C940 and the VRef pin. C940 must have a maximum ESR of $2 \Omega$ .
Vc	3	REF	REF	<b>Output Middle Reference Voltage.</b> Connect to AGND_LSD through C944 and C974, which must be placed close to pin 3. Ensure a very close proximity between C944 and the Vc pin. Use a short path and a wide trace to AGND_LSD pin.
PWR+	7	PWR	PWR	<b>Unregulated Power Input.</b> Provides unregulated input power to the LSD. PWR+ pin is an input which takes unregulated +3.2V to +4.5V from the DIB power supply made up of the transformer, full-wave rectifier, and filter capacitors. The PWR+ input is regulated by an internal linear regulator to $+3.3V \pm 5\%$ which is routed to the AVdd pin. If PWR+ is less than +3.4V, then AVdd is equal to the unregulated PWR+ input value minus 150 mV (Table 3-10). Connect to plus (+) terminal of FWR. Connect terminal BR908 AC1 to
				DIB transformer secondary winding dotted terminal through R990. Connect transformer side of FB906 to AGND_LSD though C970. Place FB906 and C970 close to pin 7 and pin 6 (AGnd).
DVdd	24	PWR	PWR	<b>Digital Power Input.</b> Input power for LSD digital circuits. Connect to LSD AVdd pin and connect to DGND_LSD through C978. Place C978 near pin 24.
DGnd	23	DGND_LSD	DGND_LSD	<b>LSD Digital Ground.</b> Connect to DGND_LSD, and to AGND_LSD at the DGND_LSD/AGND_LSD tie point (U908).
PADDLE	—	AGND_LSD	AGND_LSD	Paddle Ground. Referred to as pin 29 in schematics. Connect to AGND_LSD.
	1			DIB Interface Signals
CLK	26	I	I	<b>Clock.</b> Provides input clock, AC coupled to the LSD. Connect to DIB transformer secondary winding undotted terminal through C926 (closest to the CX20493), R932, then R922 in series. Connect the R932 and R922 node to LSD AGND pin through full-wave rectifier BR908. Place C926 near pin 26 and place R932 near C926.
DIB_P	27	I/O	I/O	<b>Data and Control Positive.</b> Connect to DIBDAT_P through R924 in series with C922. DIB_P and DIB_N signals are differential and half-duplex bidirectional.
DIB_N	28	I/O	I/O	<b>Data and Control Negative.</b> Connect to DIBDAT_N through R926 in series with C924. DIB_P and DIB_N signals are differential and half-duplex bidirectional.

Table 3-8. CX20493 LSD Hardware Signal Definitions

Label	Pin	I/O	I/O Type	Signal Name/Description
			Т	IP and RING Interface
RAC1	21	I	la	RING1 AC Coupled and TIP1 AC Coupled. AC-coupled voltage from
TAC1	20	I	la	telephone line used to detect ring.
				Connect RAC1 to the diode bridge AC node (RING) through R902 (connects to pin 21) and C902 in series.
				Connect TAC1 to the diode bridge AC node (TIP) through R904 (connects to pin 20) and C904 in series.
RAC2	19	I	la	RING2 AC Coupled and TIP2 AC Coupled. AC-coupled voltage from
TAC2	18	I	la	telephone line used to optionally detect signal while on-hook.
				Connect RAC2 to the diode bridge AC node (RING) through R948 (connects to pin 19) and C948. Leave open if not used.
				Connect TAC2 to the diode bridge AC node (TIP) through R946 (connects to pin 21) and C946. Leave open if not used.
EIC	11	0	Oa	<b>Electronic Inductor Capacitor Switch.</b> Internally switched to TRDC when pulse dialing. Connect to AGND_LSD through C958.
TRDC	12	I	la	TIP and RING DC Measurement. Input on-hook voltage (from a resistive divider). Used internally to extract TIP and RING DC voltage and Line Polarity Reversal (LPR) information. R906 and C918 must be placed very close to pin 12.
EIO	17	0	Oa	<b>Electronic Inductor Output.</b> Calculated voltage is applied to this output to control off-hook and DC VI mask operation. Connect to base of Q902.
DC_GND	15	GND	AGND_LSD	<b>LSD Electronic Inductor Ground.</b> Connect to AGND_LSD and to the GND_LSD/AGND_LSD tie point (U908).
EIF	16	I	la	Electronic Inductor Feedback. Connect to emitter of Q904 through R968.
RXI	9	I	la	<b>Receive Analog Input.</b> Receiver operational amplifier inverting input. AC coupled to the Bridge CC node through R910 (connects to pin 9) and C912 in series. R910 and C912 must be placed very close to pin 9. The length of the PCB trace connecting R910 to the RXI pin must be kept at an absolute minimum.
RBias	5	I	la	<b>Receiver Bias.</b> Connect to AGND_LSD through R954, which must be placed close to pin 5.
VZ	10	I	la	Virtual Impedance. Input signal used to provide line complex impedance matching for worldwide countries. AC coupled to Bridge CC node through R908 (connects to pin 10) and C910 in series. R908 and C910 must be placed very close to pin 10. The length of the PCB trace connecting R908 to the VZ pin must be kept at an absolute minimum.
ТХО	14	0	Oa	<b>Transmit Output.</b> Outputs transmit signal and impedance matching signal; connect to base of transmitter transistor Q906.
TXF	13	1	la	<b>Transmit Feedback.</b> Connect to emitter of transmitter transistor Q906.
	1 -			Not Used
GPIO1	1	I/O	lt/Ot12	General Purpose I/O 1. Leave open if not used.
NC1	8			No Connect. No internal connection. Leave open.
NC2	22		1	No Connect. No internal connection. Leave open.
NC3	25		1	No Connect. No internal connection. Leave open.
Notes:	1 =-	1	1	
1. I/O types	*.			
la	•	Analog input		
lt		• •	TL-compatible	
Oa		Analog output		
Ot12	2	• •		12 mA, $Z_{INTERNAL} = 32 \Omega$
		Isolated LSD I	Analog Ground	
	0_LSD e CX2049		-	cteristics (Error! Reference source not found.).
2. Refer to a	applicable	e reference desi	gn for exact com	ponent placement and values.

# Table 3-8. CX20493 LSD Hardware Signal Definitions (Continued)

Symbol	Min.	Тур.	Max.	Units	Test Conditions
V <sub>IN</sub>	-0.30	-	3.465	V	DVdd = +3.465V
VIL	_	-	1.0	V	
VIH	1.6	-	-	V	
V <sub>OL</sub>	0	_	0.33	V	
VOH	2.97	_	-	V	
-	-10	-	10	μA	
-	-10	-	10	μA	
-	2.4	_	-	mA	
-	2.4	_	-	mA	
	20		100	ns	
	V <sub>IN</sub> V <sub>IL</sub> V <sub>IH</sub> V <sub>OL</sub>	V <sub>IN</sub> -0.30           V <sub>IL</sub> -           V <sub>IH</sub> 1.6           V <sub>OL</sub> 0           V <sub>OH</sub> 2.97           -         -10           -         2.4           -         2.4	V <sub>IN</sub> -0.30         -           V <sub>IL</sub> -         -           V <sub>IH</sub> 1.6         -           V <sub>OL</sub> 0         -           V <sub>OL</sub> 2.97         -           -         -10         -           -         2.4         -           -         2.4         -	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $

#### Table 3-9. CX20493 LSD GPIO DC Electrical Characteristics

Table 3-10. CX20493 AVdd DC Electrical Characteristics

PWR+ Input	AVdd Output			
+3.4V < PWR+ < +4.5V	+3.3V ± 5%			
+3.2V < PWR+ < +3.39V	3.05V < AVdd < 3.24V			
See PWR+, AVdd, and DVdd descriptions in Table 3-8.				

# 3.3 CX20442 VC Hardware Pins and Signals (S Models)

## 3.3.1 CX20442 VC Signal Summary

Microphone and analog speaker interface signals, as well as telephone handset/headset interface signals are provided to support functions such as speakerphone mode, telephone emulation, microphone voice record, speaker voice playback, and call progress monitor.

### **3.3.1.1** Speakerphone Interface

The following signals are supported:

- Speaker Out (M\_SPKR\_OUT); analog output Should be used in speakerphone designs where sound quality is important
- Microphone (M\_MIC\_IN); analog input

### 3.3.1.2 Telephone Handset/Headset Interface

The following interface signals are supported:

- Telephone Input (M\_LINE\_IN), input (TELIN) Optional connection to a telephone handset interface circuit
- Telephone output (M\_LINE\_OUTP); output (TELOUT) Optional connection to a telephone handset interface circuit
- Center Voltage (VC); output reference voltage

### **3.3.1.3 CX81801 Modem Interface**

The following interface signals are supported:

- Sleep (SLEEP); input
- Master Clock (M\_CLKIN); input
- Serial Clock (M\_SCK); output
- Control (M\_CNTRLSIN); input
- Serial Frame Sync (M\_STROBE); output
- Serial Transmit Data (M\_TXSIN); input
- Serial Receive Data (M\_RXOUT); output

## 3.3.1.4 Host Interface

The following interface signals are supported:

• Reset (POR); input

## 3.3.2 CX20442 VC Pin Assignments and Signal Definitions


VC 32-pin TQFP hardware interface signals are shown by major interface in Figure 3-7, are shown by pin number in Figure 3-8, and are listed by pin number in Table 3-11.

VC hardware interface signals are defined in Table 3-12.

VC pin signal DC electrical characteristics are defined in Table 3-13.


VC pin signal analog electrical characteristics are defined in Table 3-14.





102199\_009

Figure 3-8. CX20442 VC 32-Pin TQFP Pin Signals



3-30

Pin	Signal Label	I/O	Interface
1	SLEEP	I	CX81801: IASLEEP
2	M_DIG_SPEAKER	0	NC
3	M_SPKR_OUT	0	Speaker interface circuit
4	POR	I	Host: RESET# or reset circuit
5	MAVDD	Р	VAA (+3.3V)
6	MAVSS	G	AGND
7	NC		NC
8	NC		NC
9	M_LINE_OUTP	0	Handset interface circuit: TELOUT
10	M_LINE_OUTM	0	NC
11	VREF		AGND through capacitors
12	VC		AGND through capacitors
13	M_MIC_IN	I	Microphone interface circuit
14	M_LINE_IN	I	Handset interface circuit: TELIN
15	M_MIC_BIAS		NC
16	M_RELAYB		NC
17	VDD	Р	+3.3V
18	M_CNTRLSIN	I	CX81801: V_CTRL
19	M_CLKIN	I	CX81801: M_CLK
20	M_TXSIN	I	CX81801: V_TXSIN
21	M_SCK	0	CX81801: V_SCLK
22	M_RXOUT	0	CX81801: V_RXOUT
23	M_STROBE	0	CX81801: V_STROBE
24	M_RELAYA	0	NC
25	VDD	Р	+3.3V
26	M_SET3V_BAR2	I	GND
27	VSUB	G	AGND
28	VSS	G	GND
29	M_ACT90	I	NC
30	M_1BIT_OUT	0	NC
31	D_LPBK_BAR	I	NC
32	NC		NC

# Table 3-11. CX20442 VC 32-Pin TQFP Pin Signals

Label	Pin	I/O	I/O Type	Signal Name/Description			
System Signals							
VDD	17, 25	Р	PWR	<b>Digital Power Supply.</b> Connect to +3.3V and digital circuits power supply filter.			
MAVDD	5	Ρ	PWR	Analog Power Supply. Connect to +3.3V and analog circuits power supply filter.			
VSS	28	G	GND	Digital Ground. Connect to GND.			
MAVSS	6	G	AGND	Analog Ground. Connect to AGND.			
VSUB	27	G	GND	Analog Ground. Connect to AGND.			
POR	4	Ι	ltpu	<b>Power-On Reset.</b> Active low reset input. Connect to Host RESET# or reset circuit.			
SET3V_BAR2	26	Ι	ltpu	Set +3.3V Analog Reference. Connect to GND.			
			CX8180	01 Interconnect			
SLEEP	1	I	ltpd	IA Sleep. Active high sleep input. Connect to CX81801 IASLEEP pin.			
M_CLKIN	19	I	ltpd	Master Clock Input. Connect to CX81801 M_CLK pin.			
M_SCK	21	0	Ot2	Serial Clock Output. Connect to CX81801 V_SCLK pin.			
M_CNTRL_SIN	18	I	ltpd	Control Input. Connect to CX81801 V_CTRL pin.			
M_STROBE	23	0	Ot2	Serial Frame Sync. Connect to CX81801 V_STROBE pin.			
M_TXSIN	20	Ι	ltpd	Serial Transmit Data. Connect to CX81801 V_TXSIN pin.			
M_RXOUT	22	0	Ot2	Serial Receive Data. Connect to CX81801 V_RXOUT pin.			
			Microphon	e/Speaker Interface			
M_MIC_IN	13	Ι	I(DA)	Microphone Input. Single-ended analog input from the microphone circuit.			
M_SPKR_OUT	3	0	O(DF)	<b>Modem Speaker Analog Output.</b> The M_SPKR_OUT analog output reflects the received analog input signal. The M_SPKR_OUT on/off and three levels of attenuation are controlled by bits in DSP RAM. When the speaker is turned off, the M_SPKR_OUT output is clamped to the voltage at the VC pin. The M_SPKR_OUT output can drive an impedance as low as 300 $\Omega$ . In a typical application, the M_SPKR_OUT output is an input to an external LM386 audio power amplifier.			
			Handset/	Headset Interface			
M_LINE_OUTP	9	0	O(DF)	<b>Telephone Handset Out (TELOUT).</b> Single-ended analog data output to the telephone handset circuit. The output can drive a $300 \Omega$ load.			
M_LINE_IN	14	I	I(DA)	<b>Telephone Handset Out (TELIN).</b> Single-ended analog data input from the telephone handset circuit.			

# Table 3-12. CX20442 VC Pin Signal Definitions

Label	Pin	I/O	I/O Type	Signal Name/Description			
Reference Voltage							
VREF	11	R	REF	High Voltage Reference. Connect to analog ground through 10 $\mu$ F (polarized, + terminal to VREF) and 0.1 $\mu$ F (ceramic) in parallel. Ensure a very close proximity between these capacitors and VREF pin.			
VC	12	R	REF	Low Voltage Reference. Connect to analog ground through 10 $\mu$ F (polarized, + terminal to VC) and 0.1 $\mu$ F (ceramic) in parallel. Ensure a very close proximity between these capacitors and VC pin.			
				For handset interface, also connect to handset interface circuit (VC_HAND).			
			1	Not Used			
M_DIG_SPEAKER	2	0	Ot2	Not Used. Leave open.			
M_LINE_OUTM	10	0	Oa	Not Used. Leave open.			
M_RELAYA	24	0	Ot	Not Used. Leave open.			
M_RELAYB	16	0	Ot	Not Used. Leave open.			
M_MIC_BIAS	15	0	Oa	Not Used. Leave open.			
M_ACT90	29	I	ltpu	Not Used. Leave open.			
M_1BIT_OUT	30	0	Ot2	Not Used. Leave open.			
D_LPBK_BAR	31	I	lt	Not Used. Leave open.			
NC	7, 8, 32			Internal No Connect. Leave open.			
Notes: 1. I/O types*:							
la	Analog input						
lt	Digital input, TTL	•					
Itpd	0	•	-	$5k \pm 25k \Omega$ pull-down			
Itpu Digital input, TTL-compatible, internal		ole, internal 7	5k ± 25k $\Omega$ pull-up				
Oa	Analog output	1	ible 0 m A 7	100.0			
Ot2				NTERNAL = $120 \Omega$			
Ot2od	Digital output, TT	L-compat	ible, 2 mA, op	ben drain, $Z_{INTERNAL} = 120 \Omega$			
AGND	Analog Ground						
GND	Digital Ground						

# Table 3-15. CX20442 VC Pin Signal Definitions (Continued)

Table 3-13. CX20442 VC DC Electrical Characteristics

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions
Input Voltage	v <sub>IN</sub>	-0.30	-	VDD+0.3	V	
Input Voltage Low	V <sub>IL</sub>	-0.30	-	0.2 *VDD	V	
Input Voltage High	VIH	0.4*VDD	-	VDD+0.3	V	
Output Voltage Low	V <sub>OL</sub>	0	-	0.4	V	
Output Voltage High	VOH	0.8*VDD	-	VDD	V	
Input Leakage Current	-	-10	-	10	μA	
Output Leakage Current (High Impedance)	_	-10	-	10	μA	
Test Conditions unless otherwise	e stated: VDD	= +3.3 ± 0.3 \	/DC; TA = 0	0°C to 70°C; ext	ternal load =	50 pF

Signal Name	Туре	Characteristic	Value
M_LINE_IN,	I (DA)	Input Impedance	> 70K Ω
M_MIC_IN		AC Input Voltage Range	1.1 VP-P
		Reference Voltage	+1.35 VDC
M_LINE_OUTP	O (DD)	Minimum Load	300 Ω
		Maximum Capacitive Load	0 μF
		Output Impedance	10 Ω
		AC Output Voltage Range	1.4 VP-P (with reference to ground and a 600 $\Omega$ load)
		Reference Voltage	+1.35 VDC
		DC Offset Voltage	± 200 mV
M_SPKR_OUT	O (DF)	Minimum Load	300 Ω
		Maximum Capacitive Load	0.01 µF
		Output Impedance	10 Ω
		AC Output Voltage Range	1.4 VP-P
		Reference Voltage	+1.35 VDC
		DC Offset Voltage	± 20 mV
Test Conditions unless of	herwise stated	1: VDD = +3.3 ± 0.3 VDC; MAVDD = -	$+3.3 \pm 0.3$ VDC, TA = 0°C to 70°C

Parameter	Min	Тур	Max	Units
DAC to Line Driver output (600 $\Omega$ load, 3dB in SCF and CTF) SNR/SDR at:				dB
4Vp-p differential		88/85		
2Vp-p differential		82/95		
-10dBm differential		72/100		
DAC to Speaker Driver output ( $150\Omega$ load, 3dB in SCF and CTF, -6dB in speaker driver) SNR/SDR at:				dB
2Vp-р		88/75		
1Vр-р		82/80		
-10dBm		72/83		
Line Input to ADC (6dB in AAF) SNR/SDR at -10 dBm		80/95		dB
Input Leakage Current (analog inputs)	-10		10	μA
Output Leakage Current (analog outputs)	-10		10	μΑ

# **3.4 Electrical and Environmental Specifications**

## 3.4.1 Operating Conditions, Absolute Maximum Ratings, and Power Requirements

The operating conditions are specified in Table 3-15.

The absolute maximum ratings are listed in Table 3-16 for the CX81801, Table 3-17 for the CX20493, and Table 3-18 for the CX20442.

The current and power requirements are listed in Error! Reference source not found..

Table 3-15. Operating Conditions

Parameter	Symbol	Limits	Units
Supply Voltage	VDD	+3.0 to +3.6	VDC
Operating Ambient Temperature	т <sub>А</sub>	0 to +70	°C

Table 3-16. CX81801 Absolute Maximum Ratings

Parameter	Symbol	Limits	Units
Supply Voltage	VDD	-0.5 to +4.0	VDC
Input Voltage	v <sub>IN</sub>	-0.5 to + (VGG + 0.5)*	VDC
Storage Temperature Range	T <sub>STG</sub>	-55 to +125	°C
Analog Inputs	v <sub>IN</sub>	-0.3 to (VAA + 0.5)	VDC
Voltage Applied to Outputs in High Impedance (Off) State	V <sub>HZ</sub>	-0.5 to + (VGG + 0.5)*	VDC
DC Input Clamp Current	<sup>I</sup> IК	±20	mA
DC Output Clamp Current	I <sub>ОК</sub>	±20	mA
Static Discharge Voltage (25°C)	V <sub>ESD</sub>	±2500	VDC
Latch-up Current (25°C)	ITRIG	±400	mA
* VGG = $+3.3V \pm 0.3V$ , or $+5V \pm 0.25V$			

Parameter	Symbol	Limits	Units
Regulator Supply Voltage	PWR+	-0.5 to +4.1	VDC
Supply Voltage	DVdd, AVdd	-0.5 to +3.6	VDC
Pin Voltage	I/O	-0.5 to DVdd + 0.5	VDC
Storage Temperature Range	T <sub>STG</sub>	-55 to +125	°C
Voltage Applied to Outputs in High Impedance (Off) State	V <sub>HZ</sub>	-0.5 to +5.5	VDC
Static Discharge Voltage (HBM)	VESD	±2500	V
Latch-up Current (25°C)	I <sub>TRIG</sub>	±250	mA

Parameter	Symbol	Limits	Units	
Analog Supply Voltage	AVDD	-0.3 to +4.6	V	
Digital Supply Voltage	VDD	-0.3 to +4.6	V	
Storage Temperature Range	TSTG	-55 to +150	°C	
Digital Inputs	VIN	-0.3 to (VDD + 0.3)	V	
Analog Inputs	VIN	-0.3 to + (AVDD + 0.3)	V	
DC Input Clamp Current	lik	±10	mA	
DC Output Clamp Current	Iок	±10	mA	
Static Discharge Voltage (25 °C)	V <sub>ESD</sub>	±2500	V	
Latch-up Current (25 °C)	ITRIG	±150	mA	

Table 3-18. CX20442 Absolute Maximum Ratings

1. Ratings specified for +3.3 V operation.

2. Voltages referenced to ground (VSS).

Table 3-19. Current and Power Requirements

	Mode	Typical Current (Ityp) (mA)	Maximum Current (Imax) (mA)	Typical Power (Ptyp) (mW)	Maximum Power (Pmax) (mW)	Notes	
CX81801 Mo	dem and CX20493 LSD						
Normal	Mode: Off-hook, normal data connection	62	71	205	256	f = 28.224 MHz	
Normal	Normal Mode: On-hook, idle, waiting for ring		69	198	248	f = 28.224 MHz	
Sleep Mode		18	21	59	76	f = 0 MHz	
CX20442 VC	(Optional)						
Normal	Mode	1.5	2.0	5	7		
Notes:							
1. Operatir	ng voltage: $VDD = +3.3V \pm 0.3V$ .						
2. Test cor	nditions: VDD = +3.3V for typical values; VD	DD = +3.6V fo	r maximum val	ues.			
3. Input Rip	3. Input Ripple ≤ 0.1 Vpeak-peak.						
4. f = Interr	nal frequency.						
5 Typical r	nower (Ptyp) computed from Ityp: Ptyp - Ity	n * 3 3\/·					

Typical power (Ptyp) computed from Ityp: Ptyp = Ityp \* 3.3V; Maximum power (Pmax) computed from Imax: Pmax = Imax \* 3.6V.

## Handling CMOS Devices

The device contains circuitry to protect the inputs against damage due to high static voltages. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltage.

An unterminated input can acquire unpredictable voltages through coupling with stray capacitance and internal cross talk. Both power dissipation and device noise immunity degrades. Therefore, all inputs should be connected to an appropriate supply voltage.

Input signals should never exceed the voltage range from -0.5V to + (VGG + 0.5V). This prevents forward biasing the input protection diodes and possibly entering a latch up mode due to high current transients.


# 3.4.2 Interface and Timing Waveforms


# 3.4.2.1 External Memory Bus Timing

The external memory bus timing is listed in Table 3-20 and illustrated in Figure 3-9.

Symbol	Parameter	Min	Тур.	Max	Units
<sup>t</sup> Fl	Internal Operating Frequency	28.224	-	-	MHz
<sup>t</sup> CYC	Internal Operating Clock Cycle	30	-	-	ns
		Read			
<sup>t</sup> AS	READ# High to Address Valid	-	6.5	9	ns
<sup>t</sup> ES	READ# High to ES Valid	-	8	11	ns
<sup>t</sup> RW	READ# Pulse Width	15	-	105	ns
<sup>t</sup> RDS	Read Data Valid to READ# High	6.1	-	-	ns
<sup>t</sup> RDH	READ# High to Read Data Hold	0	0	-	ns
		Write			
<sup>t</sup> AS	WRITE# High to Address Valid	-	6.5	8	ns
<sup>t</sup> ES	WRITE# High to ES Valid	-	8	11	ns
<sup>t</sup> ww	WRITE# to WRITE# Pulse Width	15	-	105	ns
<sup>t</sup> WTD	WRITE# Low to Write Data Valid	-	5	8.2	ns
<sup>t</sup> WTH	WRITE# High to Write Data Hold	5.0	-	-	ns
2. Read pulse v	EL# or ROMSEL#. vidth and write pulse width: NW, t <sub>WW</sub> = 0.5 t <sub>CYC</sub> = 15 for Non-Extende	d Cycle Timing		·	
3. Memory spee RAM: t <sub>A</sub>	$_{\text{AW}}$ , $t_{\text{WW}} = 3.5 t_{\text{CYC}} = 105$ for Extended C ed determination: $_{\text{ACCESS}} = t_{\text{CYC}} - t_{\text{ES}} - t_{\text{RDS}} = 330 - 8 - 6.1$ $_{\text{ACCESS}} = 4(t_{\text{CYC}}) - t_{\text{ES}} - t_{\text{RDS}} = 4(30) - 8 - 6.1$	= 15.9 ns (i.e., u			
4. Output Enabl RAM: t <sub>C</sub>	le to Output Delay Timing: DE = ${}^{t}$ RW - ${}^{t}$ RDS = ${}^{0.5(t}$ CYC) - ${}^{t}$ RDS = ${}^{15}$ - DE = ${}^{t}$ RW - ${}^{t}$ RDS = ${}^{3.5(t}$ CYC) - ${}^{t}$ RDS = ${}^{105}$	6.1 = 8.9 ns			

Table 3-20. Timing - External Memory Bus





### 3.4.2.2 Parallel Host Bus Timing

The parallel host bus timing is listed in Table 3-21 and illustrated in Figure 3-10.

Table 3-21.	Timina -	Parallel	Host Rus
10010 0 21.	inning	i urunci	nosi Dus

Symbol	Parameter	Min	Max	Units
	READ (See Notes 1	, 2, 3, 4, and 5)		
<sup>t</sup> AS	Address Setup	5	-	ns
<sup>t</sup> AH	Address Hold	10	-	ns
<sup>t</sup> CS	Chip Select Setup	0	-	ns
<sup>t</sup> CH	Chip Select Hold	10	-	ns
<sup>t</sup> RD	HRD# Strobe Width	45	-	ns
<sup>t</sup> DD	Read Data Delay	-	25	ns
<sup>t</sup> DRH	Read Data Hold	5	-	ns
	WRITE (See Notes	1, 2, 3, 4, and 5)		
<sup>t</sup> AS	Address Setup	5	-	ns
<sup>t</sup> AH	Address Hold	15	-	ns
<sup>t</sup> CS	Chip Select Setup	0	-	ns
<sup>t</sup> CH	Chip Select Hold	10	-	ns
<sup>t</sup> WT	HWT# Strobe Width	75	-	ns
<sup>t</sup> DS	Write Data Setup (see Note 4)	-	20	ns
<sup>t</sup> DWH	Write Data Hold (see Note 5)	5	_	ns

 When the host executes consecutive Rx FIFO reads, a minimum delay of 2 times the internal CPU clock cycle plus 15 ns (85.86 ns at 28.224 MHz) is required from the falling edge of HRD# to the falling edge of the next Host Rx FIFO HRD# clock.


2. When the Host executes consecutive Tx FIFO writes, a minimum delay of 2 times the internal CPU clock cycle plus 15 ns (85.86 ns at 28.224 MHz) is required from the falling edge of HWT# to the falling edge of the next Host Tx FIFO HWT# clock.

3.  $\ensuremath{\,^{t}\text{DS}}$  is measured from the point at which both HCS# and HWT# are active.

4.  $t_{\text{DWH}}$  is measured from the point at which either HCS# and HWT# become inactive.


5. Clock frequency = 28.224 MHz clock.


Figure 3-10. Waveforms - Parallel Host Bus



## 3.4.2.3 Serial DTE Interface

The serial DTE interface waveforms for 4800 and 9600 bps are illustrated in Figure 3-11.





## 3.5 Crystal Specifications

Crystal specifications are listed in Table 3-22.

Table 3-22. Crystal Specifications

Characteristic	Value
Frequency	28.224 MHz nominal
Calibration Tolerance	$\pm$ 50 ppm at 25°C (C <sub>L</sub> = 16.5 and 19.5 pF)
Frequency Stability vs. Temperature	±35 ppm (0°C to 70°C)
Frequency Stability vs. Aging	±20 ppm/5 years
Oscillation Mode	Fundamental
Calibration Mode	Parallel resonant
Load Capacitance, C <sub>L</sub>	18 pF nom.
Shunt Capacitance, C <sub>O</sub>	7 pF max.
Series Resistance, R <sub>1</sub>	35-60 $\Omega$ max. @20 nW drive level
Drive Level	100µW correlation; 500µW max.
Operating Temperature	0°C to 70°C
Storage Temperature	-40°C to 85°C

This page is intentionally blank.

# 4. Package Dimensions

The 128-pin TQFP package dimensions are shown in Figure 4-1. The 32-pin TQFP package dimensions are shown in Figure 4-2. The 28-pin QFN package dimensions are shown in Figure 4-3.

Figure 4-1. Package Dimensions - 128-Pin TQFP




Figure 4-2. Package Dimensions - 32-pin TQFP





Figure 4-3. Package Dimensions - 28-Pin QFN



# 5. Parallel Host Interface

The modem supports a 16550A interface in parallel interface versions. The 16550A interface can operate in FIFO mode or non-FIFO mode. Non-FIFO mode is the same as 16450 interface operation. FIFO mode unique operations are identified.

## 5.1 Overview

The parallel interface registers and the corresponding bit assignments are shown in Table 5-1.

The modem emulates the 16450/16550A interface and includes both a 16-byte receiver data first-in first-out buffer (RX FIFO) and a 16-byte transmit data first-in first-out buffer (TX FIFO). When FIFO mode is selected in the FIFO Control Register (FCR0 = 1), both FIFOs are operative. Furthermore, when FIFO mode is selected, DMA operation of the FIFO can also be selected (FCR3 = 1). When FIFO mode is not selected, operation is restricted to 16450 interface operation.

The received data is read by the host from the Receiver Buffer (RX Buffer). The RX Buffer corresponds to the Receiver Buffer Register in a 16550A device. In FIFO mode, the RX FIFO operates transparently behind the RX Buffer. Interface operation is described with reference to the RX Buffer in both FIFO and non-FIFO modes.

The transmit data is loaded by the host into the Transmit Buffer (TX Buffer). The TX Buffer corresponds to the Transmit Holding Register in a 16550A device. In FIFO mode, the TX FIFO operates transparently behind the TX Buffer. Interface operation is described with reference to the TX Buffer in both FIFO and non-FIFO modes.

Register	Register	Bit No.							
No.	Name	7	6	5	4	3	2	1	0
7	Scratch Register (SCR)				Scratch	Register			
6	Modem Status Register (MSR)	Data Carrier Detect (DCD)	Ring Indicator (RI)	Data Set Ready (DSR)	Clear to Send (CTS)	Delta Data Carrier Detect (DDCD)	Trailing Edge of Ring Indicator (TERI)	Delta Data Set Ready (DDSR)	Delta Clear to Send (DCTS)
5	Line Status Register (LSR)	RX FIFO Error	Transmitter Empty (TEMT)	Transmitter Buffer Register Empty (THRE)	Break Interrupt (BI)	Framing Error (FE)	Parity Error (PE)	Overrun Error (OE)	Receiver Data Ready (DR)
4	Modem Control Register (MCR)	0	0	0	Local Loopback	Out 2	Out 1	Request to Send (RTS)	Data Terminal Ready (DTR)
3	Line Control Register (LCR)	Divisor Latch Access Bit (DLAB)	Set Break	Stick Parity	Even Parity Select (EPS)	Parity Enable (PEN)	Number of Stop Bits (STB)	Word Length Select Bit 1 (WLS1)	Word Length Select Bit 0 (WLS0)
2	Interrupt Identify Register (IIR) (Read Only)	FIFOs Enabled	FIFOs Enabled	0	0	Pending Interrupt ID Bit 2	Pending Interrupt ID Bit 1	Pending Interrupt ID Bit 0	"0" if Interrupt Pending
2	FIFO Control Register (FCR) (Write Only)	Receiver Trigger MSB	Receiver Trigger LSB	Reserved	Reserved	DMA Mode Select	TX FIFO Reset	RX FIFO Reset	FIFO Enable
1 (DLAB = 0)	Interrupt Enable Register (IER)	0	0	0	0	Enable Modem Status Interrupt (EDSSI)	Enable Receiver Line Status Interrupt (ELSI)	Enable Transmitter Holding Register Empty Interrupt (ETBEI)	Enable Received Data Available Interrupt (ERBFI)
0 (DLAB = 0)	Transmitter Buffer Register (THR)	Transmitter FIFO Buffer Register (Write Only)							
0 (DLAB = 0)	Receiver Buffer Register (RBR)	) Receiver FIFO Buffer Register (Read Only)							
1 (DLAB = 1)	Divisor Latch MSB Register (DLM)				Divisor La	atch MSB			
0 (DLAB = 1)	Divisor Latch LSB Register (DLL)				Divisor L	atch LSB			

## 5.2 Register Signal Definitions

## 5.2.1 IER - Interrupt Enable Register (Addr = 1, DLAB = 0)

The IER enables five types of interrupts that can separately assert the HINT output signal (Table 5-2). A selected interrupt can be enabled by setting the corresponding enable bit to a 1, or disabled by setting the corresponding enable bit to a 0. Disabling an interrupt in the IER prohibits setting the corresponding indication in the IIR and assertion of HINT. Disabling all interrupts (resetting IER0 - IER3 to a 0) inhibits setting of any Interrupt Identifier Register (IIR) bits and inhibits assertion of the HINT output. All other system functions operate normally, including the setting of the Line Status Register (LSR) and the Modem Status Register (MSR).

#### Bits 7-4 Not used.

Always 0.

#### Bit 3 Enable Modem Status Interrupt (EDSSI).

This bit, when a 1, enables assertion of the HINT output whenever the Delta CTS (MSR0), Delta DSR (MSR1), Delta TER (MSR2), or Delta DCD (MSR3) bit in the Modem Status Register (MSR) is a 1. This bit, when a 0, disables assertion of HINT due to setting of any of these four MSR bits.

#### Bit 2 Enable Receiver Line Status Interrupt (ELSI).

This bit, when a 1, enables assertion of the HINT output whenever the Overrun Error (LSR1), Parity Error (LSR2), Framing Error (LSR3), or Break Interrupt (LSR4) receiver status bit in the Line Status Register (LSR) changes state. This bit, when a 0, disables assertion of HINT due to change of the receiver LSR bits 1-4.

#### Bit 1 Enable Transmitter Holding Register Empty Interrupt (ETBEI).

This bit, when a 1, enables assertion of the HINT output when the Transmitter Empty bit in the Line Status Register (LSR5) is a 1. This bit, when a 0, disables assertion of HINT due to LSR5.

# Bit 0 Enable Receiver Data Available Interrupt (ERBFI) and Character Timeout in FIFO Mode.

This bit, when a 1, enables assertion of the HINT output when the Receiver Data Ready bit in the Line Status Register (LSR0) is a1 or character timeout occurs in the FIFO mode. This bit, when a 0, disables assertion of HINT due to the LSR0 or character timeout.

## 5.2.2 FCR - FIFO Control Register (Addr = 2, Write Only)

The FCR is a write-only register used to enable FIFO mode, clear the RX FIFO and TX FIFO, enable DMA mode, and set the RX FIFO trigger level.

#### Bits 7-6 RX FIFO Trigger Level.

FCR7 and FCR6 set the trigger level for the RX FIFO (Receiver Data Available) interrupt.

FCR7	FCR6	RX FIFO Trigger Level (Bytes)
0	0	01
0	1	04
1	0	08
1	1	14

#### Bits 5-4 Not used.

#### Bit 3 DMA Mode Select.

When FIFO mode is selected (FCR0 = 1), FCR3 selects non-DMA operation (FCR3 = 0) or DMA operation (FCR3 = 1). When FIFO mode is not selected (FCR0 = 0), this bit is not used (the modem operates in non-DMA mode in 16450 operation).

#### DMA operation in FIFO mode.

RXRDY will be asserted when the number of characters in the RX FIFO is equal to or greater than the value in the RX FIFO Trigger Level (IIR0-IIR3 = 4h) or the received character timeout (IIR0-IIR3 = Ch) has occurred. RXRDY will go inactive when there are no more characters in the RX FIFO.

TXRDY will be asserted when there are one or more empty (unfilled) locations in the TX FIFO. TXRDY will go inactive when the TX FIFO is completely full.

#### Non-DMA operation in FIFO mode.

RXRDY will be asserted when there are one or more characters in the RX FIFO. RXRDY will go inactive when there are no more characters in the RX FIFO.

TXRDY will be asserted when there are no characters in the TX FIFO. TXRDY will go inactive when the first character is loaded into the TX FIFO Buffer.

#### Bit 2 TX FIFO Reset.

When FCR2 is a 1, all bytes in the TX FIFO are cleared. This bit is cleared automatically by the modem.

#### Bit 1 RX FIFO Reset.

When FCR1 is a 1, all bytes in the RX FIFO are cleared. This bit is cleared automatically by the modem.

#### Bit 0 FIFO Enable.

When FCR0 is a 0, 16450 mode is selected and all bits are cleared in both FIFOs. When FCR0 is a 1, FIFO mode (16550A mode) is selected and both FIFOs are enabled. FCR0 must be a 1 when other bits in the FCR are written or they will not be acted upon.

## 5.2.3 IIR - Interrupt Identifier Register (Addr = 2)

The Interrupt Identifier Register (IIR) identifies the existence and type of up to five prioritized pending interrupts. Four priority levels are set to assist interrupt processing in the host. The four levels, in order of decreasing priority, are: Highest: Receiver Line Status, 2: Receiver Data Available or Receiver Character Timeout, 3: TX Buffer Empty, and 4: Modem Status.

When the IIR is accessed, the modem freezes all interrupts and indicates the highest priority interrupt pending to the host. Any change occurring in interrupt conditions are not indicated until this access is complete.

#### Bits 7-6 FIFO Mode.

These two bits copy FCR0.

#### Bits 5-4 Not Used.

Always 0.

#### Bits 3-1 Highest Priority Pending Interrupt.

These three bits identify the highest priority pending interrupt (Table 5-2). Bit 3 is applicable only when FIFO mode is selected, otherwise bit 3 is a 0.

#### Bit 0 Interrupt Pending.

When this bit is a 0, an interrupt is pending; IIR bits 1-3 can be used to determine the source of the interrupt. When this bit is a1, an interrupt is not pending.

Table 5-2. Interrupt Sources and Reset Control	1

Interrupt Identification Register					Interrupt Set and Reset Functions		
Bit 3 <sup>1</sup>	Bit 2	Bit 1	Bit 0	Priority Level	Interrupt Type	Interrupt Source	Interrupt Reset Control
0	0	0	1	—	None	None	—
0	1	1	0	Highest	Receiver Line Status	Overrun Error OE (LSR1), Parity Error (PE) (LSR2), Framing Error (FE) (LSR3), or Break Interrupt (BI) (LSR4)	Reading the LSR
0	1	0	0	2	Received Data Available	Received Data Available (LSR0) or RX FIFO Trigger Level (FCR6- FCR7) Reached <sup>1</sup>	Reading the RX Buffer or the RX FIFO drops below the Trigger Level
1	1	0	0	2	Character Time-out Indication <sup>1</sup>	The RX FIFO contains at least 1 character and no characters have been removed from or input to the RX FIFO during the last 4 character times.	Reading the RX Buffer
0	0	1	0	3	TX Buffer Empty	TX Buffer Empty	Reading the IIR or writing to the TX Buffer
0	0	0	0	4	Modem Status	Delta CTS (DCTS) (MSR0), Delta DSR (DDSR) (MSR1), Trailing Edge Ring Indicator (TERI) (MSR3), or Delta DCD (DCD) (MSR4)	Reading the MSR

### 5.2.4 LCR - Line Control Register (Addr = 3)

The Line Control Register (LCR) specifies the format of the asynchronous data communications exchange.

#### Bit 7 Divisor Latch Access Bit (DLAB).

This bit must be set to a 1 to access the Divisor latch registers during a read or write operation. It must be reset to a 0 to access the Receiver Buffer, the Transmitter Buffer, or the Interrupt Enable Register.

#### Bit 6 Set Break.

When bit 6 is a 1, the transmit data is forced to the break condition, i.e., space (0) is sent. When bit 6 is a 0, break is not sent. The Set Break bit acts only on the transmit data and has no effect on the serial in logic.

#### Bit 5 Stick Parity.

When parity is enabled (LCR3 = 1) and stick parity is selected (LCR5 = 1), the parity bit is transmitted and checked by the receiver as a 0 if even parity is selected (LCR4 = 1) or as a 1 if odd parity is selected (LCR4 = 0). When stick parity is not selected (LCR3 = 0), parity is transmit and checked as determined by the LCR3 and LCR4 bits.

#### Bit 4 Even Parity Select (EPS).

When parity is enabled (LCR3 = 1) and stick parity is not selected (LCR5 = 0), the number of 1s transmitted or checked by the receiver in the data word bits and parity bit is either even (LCR4 = 1) or odd (LCR4 = 0).

#### Bit 3 Enable Parity (PEN).

When bit 3 is a 1, a parity bit is generated in the serial out (transmit) data stream and checked in the serial in (receive) data stream as determined by the LCR 4 and LCR5 bits. The parity bit is located between the last data bit and the first stop bit.

#### Bit 2 Number of Stop Bits (STB).

This bit specifies the number of stop bits in each serial out character. If bit 2 is a 0, one stop bit is generated regardless of word length. If bit 2 is a 1 and 5-bit word length is selected, one and one-half stop bits are generated. If bit 2 is a 1 and a 6-, 7-, or 8-bit word length is selected, two stop bits are generated. The serial in logic checks the first stop bit only, regardless of the number of stop bits selected.

#### Bits 1-0 Word Length Select (WLS0 and WLS1).

These two bits specify the number of bits in each serial in or serial out character. The encoding of bits 0 and 1 is:

Bit 1	Bit 0	Word Length
0	0	5 Bits (Not supported)
0	1	6 Bits (Not supported)
1	0	7 Bits
1	1	8 Bits

## 5.2.5 MCR - Modem Control Register (Addr = 4)

The Modem Control Register (MCR) controls the interface with the modem or data set.

#### Bit 7-5 Not used.

Always 0.

#### Bit 4 Local Loopback.

When this bit is set to a 1, the diagnostic mode is selected and the following occurs:

Data written to the Transmit Buffer is looped back to the Receiver Buffer.

The DTS (MCR0), RTS (MCR1), Out1 (MCR2), and Out2 (MCR3) modem control register bits are internally connected to the DSR (MSR5), CTS (MSR4), RI (MSR6), and DCD (MSR7) modem status register bits, respectively.

#### Bit 3 Output 2.

When this bit is a 1, HINT is enabled. When this bit is a 0, HINT is in the high impedance state.

#### Bit 2 Output 1.

This bit is used in local loopback (see MCR4).

#### Bit 1 Request to Send (RTS).

This bit controls the Request to Send (RTS) function. When this bit is a 1, RTS is on. When this bit is a 0, RTS is off.

#### Bit 0 Data Terminal Ready (DTR).

This bit controls the Data Terminal Ready (DTR) function. When this bit is a 1, DTR is on. When this bit is a 0, DTR is off.

## 5.2.6 LSR - Line Status Register (Addr = 5)

This 8-bit register provides status information to the host concerning data transfer.

#### Bit 7 RX FIFO Error.

In the 16450 mode, this bit is not used and is always 0.

In the FIFO mode, this bit is set if there are one or more characters in the RX FIFO with a parity error, framing error, or break indication detected. This bit is reset to a 0 when the host reads the LSR and none of the above conditions exist in the RX FIFO.

#### Bit 6 Transmitter Empty (TEMT).

This bit is set to a 1 whenever the TX Buffer (THR) and equivalent of the Transmitter Shift Register (TSR) are both empty. It is reset to a 0 whenever either the THR or the equivalent of the TSR contains a character.

In the FIFO mode, this bit is set to a 1 when ever the TX FIFO and the equivalent of the TSR are both empty.

#### Bit 5 Transmitter Holding Register Empty (THRE) [TX Buffer Empty].

This bit, when set, indicates that the TX Buffer is empty and the modem can accept a new character for transmission. In addition, this bit causes the modem to issue an interrupt to the host when the Transmit Holding Register Empty Interrupt Enable bit (IIR1) is set to 1. The THRE bit is set to a 1 when a character is transferred from the TX Buffer. The bit is reset to 0 when a byte is written into the TX Buffer by the host.

In the FIFO mode, this bit is set when the TX FIFO is empty; it is cleared when at least one byte is in the TX FIFO.

#### Bit 4 Break Interrupt (BI).

This bit is set to a 1 whenever the received data input is a space (logic 0) for longer than two full word lengths plus 3 bits. The BI bit is reset when the host reads the LSR.

#### Bit 3 Framing Error (FE).

This bit indicates that the received character did not have a valid stop bit. The FE bit is set to a 1 whenever the stop bit following the last data bit or parity bit is detected as a logic o (space). The FE bit is reset to a 0 when the host reads the LSR.

In the FIFO mode, the error indication is associated with the particular character in the FIFO it applies to; the FE bit is set to a 1 when this character is loaded into the RX Buffer.

#### Bit 2 Parity Error (PE).

This bit indicates that the received data character in the RX Buffer does not have the correct even or odd parity, as selected by the Even Parity Select bit (LCR4) and the Stick Parity bit (LCR5). The PE bit is reset to a 0 when the host reads the LSR.

In the FIFO mode, the error indication is associated with the particular character in the it applies to; the PE bit is set to a 1 when this character is loaded into the RX Buffer.

#### Bit 1 Overrun Error (OE).

This bit is set to a 1 whenever received data is loaded into the RX Buffer before the host has read the previous data from the RX Buffer. The OE bit is reset to a 0 when the host reads the LSR.

In the FIFO mode, if data continues to fill beyond the trigger level, an overrun condition will occur only if the RX FIFO is full and the next character has been completely received.

#### Bit 0 Receiver Data Ready (DR).

This bit is set to a 1 whenever a complete incoming character has been received and has been transferred into the RX Buffer. The DR bit is reset to a 0 when the host reads the RX Buffer.

In the FIFO mode, the DR bit is set when the number of received data bytes in the RX FIFO equals or exceeds the trigger level specified in FCR0-FCR1.

## 5.2.7 MSR - Modem Status Register (Addr = 6)

The Modem Status Register (MSR) reports current state and change information of the modem. Bits 4-7 supply current state and bits 0-3 supply change information. The change bits are set to a 1 whenever a control input from the modem changes state from the last MSR read by the host. Bits 0-3 are reset to 0 when the host reads the MSR or upon reset.

Whenever bits 0, 1, 2, or 3 are set to a 1, a Modem Status Interrupt (IIR0-IIR3 = 0) is generated.

#### Bit 7 Data Carrier Detect (DCD).

This bit indicates the logic state of the DCD# (RLSD#) output. If Loopback is selected (MCR4 = 1), this bit reflects the state of the Out2 bit in the MCR (MCR3).

#### Bit 6 Ring Indicator (RI).

This bit indicates the logic state of the RI# output. If Loopback is selected (MCR4 = 1), this bit reflects the state of the Out1 bit in the MCR (MCR2).

#### Bit 5 Data Set Ready (DSR).

This bit indicates the logic state of the DSR# output. If Loopback is selected (MCR4 = 1), this bit reflects the state of the DTR bit in the MCR (MCR0).

#### Bit 4 Clear to Send (CTS).

This bit indicates the logic state of the CTS# output. If Loopback is selected (MCR4 = 1), this bit reflects the state of the RTS bit in the MCR (MCR1).

#### Bit 3 Delta Data Carrier Detect (DDCD).

This bit is set to a 1 when the DCD bit changes state since the MSR was last read by the host.

#### Bit 2 Trailing Edge of Ring Indicator (TERI).

This bit is set to a 1 when the RI bit changes from a 1 to a 0 state since the MSR was last read by the host.

#### Bit 1 Delta Data Set Ready (DDSR).

This bit is set to a 1 when the DSR bit has changed since the MSR was last read by the host.

#### Bit 0 Delta Clear to Send (DCTS).

This bit is set to a 1 when the CTS bit has changed since the MSR was last read by the host.

### 5.2.8 RBR - RX Buffer (Receiver Buffer Register) (Addr = 0, DLAB = 0)

The RX Buffer (RBR) is a read-only register at location 0 (with DLAB = 0). Bit 0 is the least significant bit of the data, and is the first bit received.

### 5.2.9 THR - TX Buffer (Transmitter Holding Register) (Addr = 0, DLAB = 0)

The TX Buffer (THR) is a write-only register at address 0 when DLAB = 0. Bit 0 is the least significant bit and the first bit sent.

## 5.2.10 Divisor Registers (Addr = 0 and 1, DLAB = 1)

The Divisor Latch LS (least significant byte) and Divisor Latch MS (most significant byte) are two read-write registers at locations 0 and 1 when DLAB = 1, respectively.

The baud rate is selected by loading each divisor latch with the appropriate hex value.

Programmable values corresponding to the desired baud rate are listed in Table 5-3.

**1.** SCR - Scratch Register (Addr = 7)

The Scratchpad Register is a read-write register at location 7. This register is not used by the modem and can be used by the host for temporary storage.

Divisor Latch (Hex)			
MS	LS	Divisor (Decimal)	Baud Rate
06	00	1536	75
04	17	1047	110
03	00	768	150
01	80	384	300
00	C0	192	600
00	60	96	1200
00	30	48	2400
00	18	24	4800
00	0C	12	9600
00	06	6	19200
00	04	4	28800
00	03	3	38400
00	02	2	57600
00	01	1	115200
00	00	NA	230400

Table 5-3. Programmable Baud Rates

## 5.3 Receiver FIFO Interrupt Operation

#### 5.3.1 Receiver Data Available Interrupt

When the FIFO mode is enabled (FCR0 = 1) and receiver interrupt (RX Data Available) is enabled (IER0 = 1), receiver interrupt operation is as follows:

The Receiver Data Available Flag (LSR0) is set as soon as a received data character is available in the RX FIFO. LSR0 is cleared when the RX FIFO is empty.

The Receiver Data Available interrupt code (IIR0-IIR4 = 4h) is set whenever the number of received data bytes in the RX FIFO reaches the trigger level specified by FCR6-FCR7 bits; it is cleared whenever the number of received data bytes in the RX FIFO drops below the trigger level specified by FCR6-FCR7 bits.

The HINT interrupt is asserted whenever the number of received data bytes in the RX FIFO reaches the trigger level specified by FCR6-FCR7 bits. HINT interrupt is deasserted when the number of received data bytes in the RX FIFO drops below the trigger level specified by FCR6-FCR7 bits.

## 5.3.2 Receiver Character Timeout Interrupts

When the FIFO mode is enabled (FCR0 = 1) and receiver interrupt (Receiver Data Available) is enabled (IER0 = 1), receiver character timeout interrupt operation is as follows:

1. A Receiver character timeout interrupt code (IIR0-IIR3 = Ch) is set if at least one received character is in the RX FIFO, the most recent received serial character was longer than four continuous character times ago (if 2 stop bits are specified, the second stop bit is included in this time period), and the most recent host read of the RX FIFO was longer than four continuous character times ago.

## 5.4 Transmitter FIFO Interrupt Operation

## 5.4.1 Transmitter Empty Interrupt

When the FIFO mode is enabled (FCR0 = 1) and transmitter interrupt (TX Buffer Empty) is enabled (IER0 = 1), transmitter interrupt operation is as follows:

The TX Buffer Empty interrupt code (IIR0-IIR3 = 2h) will occur when the TX Buffer is empty; it is cleared when the TX Buffer is written to (1 to 16 characters) or the IIR is read.

The TX Buffer Empty indications will be delayed 1 character time minus the last stop bit time whenever the following occur: THRE = 1 and there have not been at least two bytes at the same time in the TX FIFO Buffer since the last setting of THRE was set. The first transmitter interrupt after setting FCR0 will be immediate.

This page is intentionally blank.

# NOTES

#### www.conexant.com

General Information: U.S. and Canada: (888) 855-4562 International: (732) 345-7500 Headquarters – Red Bank 100 Schulz Drive Red Bank, NJ 07701

