

LC72322R, 72323R

Single-Chip Microcontroller with PLL and LCD Driver

Overview

The LC72322R and LC72323R are single-chip microcontrollers for use in electronic tuning applications. These ICs include on chip both LCD drivers and a PLL circuit that can operate at up to 150 MHz. The LC72322R and LC72323R feature that these ICs are reversed pinassignment versions of LC72322 and LC72323 respectively and have the equal functions and specifications to theirs respectively.

Functions

- Stack: Eight levels
- Fast programmable divider
- General-purpose counters: HCTR for frequency measurement and LCTR for frequency or period measurement
- LCD driver for displays with up to 56 segments (1/2 duty, 1/2 bias)
- Program memory (ROM): 4095 (8 KB) 16-bit digits:

LC72322R

3071 (6 KB) 16-bit digits: LC72323R

- Data memory (RAM): 256 4-bit digits
- · All instructions are single-word instructions
- Cycle time: 2.67 µs, 13.33 µs, or 40.00 µs (option)
- Unlock FF: 0.55 µs detection, 1.1 µs detection
- Timer FF: 1 ms, 5ms, 25ms, 125ms
- Input ports*: One dedicated key input port and one high-breakdown voltage port
- Output ports*: Two dedicated key output ports, one high-breakdown voltage open-drain port

This LSI can easily use CCB that is SANYO's original bus format.



- CCB is a trademark of SANYO ELECTRIC CO., LTD.
- CCB is SANYO's original bus format and all the bus addresses are controlled by SANYO.

Two CMOS output ports (of which one can be switched to be used as LCD driver outputs)


Seven CMOS output ports (mask option switchable to use as LCD ports)

- I/O ports*: One switchable between input and output in four-bit units and one switchable between input and output in bit units Note: * Each port consists of four bits.
- Program runaway can be detected and a special address set (Programmable watchdog timer).
- Voltage detection type reset circuit
- One 6-bit A/D converter
- Two 8-bit D/A converters (PWM): LC72322R only
- One external interrupt
- Hold mode for RAM backup
- Sense FF for hot/cold startup determination
- PLL: 4.5 to 5.5 V
- CPU: 3.5 to 5.5 V
- RAM: 1.3 to 5.5 V
- LC72P321R as OTP used
- Package: QIP80DR

Package Dimensions


unit: mm

3223-QFP80DR




SANYO Electric Co., Ltd. Semiconductor Bussiness Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN

Pin Assignment



Block Diagram



A05275

Specifications

Absolute Maximum Ratings at $Ta=25^{\circ}C,\,V_{SS}$ = 0 V

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{DD} max		-0.3 to +6.5	V
	V _{IN} 1	HOLD, INT, RES, ADI, SNS, and the G port	-0.3 to +13	V
Input voltage	V _{IN} 2	Inputs other than V _{IN} 1	-0.3 to V _{DD} + 0.3	V
Output voltage	V _{OUT} 1	H port	-0.3 to +15	V
Output voltage	V _{OUT} 2	Outputs other than V _{OUT} 1	-0.3 to V _{DD} + 0.3	V
	I _{OUT} 1	All D and H port pins	0 to 5	mA
Output ourropt	I _{OUT} 2	All E and F port pins	0 to 3	mA
Output current	I _{OUT} 3	All B and C port pins	0 to 1	mA
	I _{OUT} 4	S1 to S28 and all I port pins	0 to 1	mA
Allowable power dissipation	Pd max	Ta = -40 to +85°C	300	mW
Operating temperature	Topr		-40 to +85	°C
Storage temperature	Tstg		-45 to +125	°C


Allowable Operating Ranges at Ta=-40 to $+85^{\circ}C,\,V_{DD}$ = 3.5 to 5.5 V

Descention	Question			Ratings		11.2
Parameter	Symbol	Conditions	min	typ	max	Unit
	V _{DD} 1	CPU and PLL operating	4.5		5.5	V
Supply voltage	V _{DD} 2	CPU operating	3.5		5.5	V
	V _{DD} 3	Memory retention voltage	1.3		5.5	VVVVVVVVVVVVVVMHzMHzMHzMHzMHzMHzMHzMHzMHzMHzMHzMHzMHzMHzVrmsVrmsVrmsVrmsVrms
	V _{IH} 1	G port	0.7 V _{DD}		8.0	V
	V _{IH} 2	RES, INT, HOLD	0.8 V _{DD}		8.0	V
	V _{IH} 3	SNS	2.5		8.0	V
Input high level voltage	V _{IH} 4	A port	0.6 V _{DD}		V _{DD}	V
	V _{IH} 5	PE0, PE2 and F ports	0.7 V _{DD}		V _{DD}	V
	V _{IH} 6	LCTR (period measurement), V _{DD} 1, PE1 and PE3	0.8 V _{DD}		V _{DD}	V
	V _{IL} 1	G port	0		0.3 V _{DD}	V
	V _{IL} 2	RES, INT, PE1, PE3	0		0.2 V _{DD}	V
	V _{IL} 3	SNS	0		1.3	V
Input low level voltage	V _{IL} 4	A port	0		0.2 V _{DD}	V
	V _{IL} 5	PE0, PE2 and F ports	0		0.3 V _{DD}	V
	V _{IL} 6	LCTR (period measurement), V _{DD} 1	0		0.2 V _{DD}	V
	V _{IL} 7	HOLD	0		0.4 V _{DD}	V
	f _{IN} 1	XIN	4.0	4.5	5.0	MHz
	f _{IN} 2	FMIN, V _{IN} 2, V _{DD} 1	10		130	MHz
	f _{IN} 3	FMIN, V _{IN} 3, V _{DD} 1	10		150	MHz
Input fraguanau	f _{IN} 4	AMIN (L), V _{IN} 4, V _{DD} 1	0.5		10	MHz
Input frequency	f _{IN} 5	AMIN (H), V _{IN} 5, V _{DD} 1	2.0		40	MHz
	f _{IN} 6	HCTR, V _{IN} 6, V _{DD} 1	0.4		12	MHz
	f _{IN} 7	LCTR (frequency), V _{IN} 7, V _{DD} 1	100		500	kHz
	f _{IN} 8	LCTR (period), V _{IH} 6, V _{IL} 6, V _{DD} 1	1		$20 imes 10^3$	Hz
	V _{IN} 1	XIN	0.50		1.5	Vrms
	V _{IN} 2	FMIN	0.10		1.5	Vrms
Input amplitude	V _{IN} 3	FMIN	0.15		1.5	Vrms
	V _{IN} 4, 5	AMIN	0.10		1.5	Vrms
	V _{IN} 6, 7	LCTR, HCTR	0.10		1.5	Vrms
Input voltage range	V _{IN} 8	ADI	0		V _{DD}	V

Electrical Characteristics for the Allowable Operating Ranges

Parameter	Symbol	Conditions	Ratings							
			min	typ	max	Unit				
Hysteresis	V _H	LCTR (period), RES, INT, PE1, PE3	0.1 V _{DD}			V				
Rejected pulse width	P _{REJ}	SNS			50	μs				
Power-down detection voltage	V _{DET}		2.7	3.0	3.3	V				
	I _{IH} 1	$\overline{\text{INT}}$, $\overline{\text{HOLD}}$, $\overline{\text{RES}}$, $\overline{\text{ADI}}$, $\overline{\text{SNS}}$, and G port: V _I = 5.5 V			3.0	μA				
	I _{IH} 2	A, E, and F ports: E and F ports with outputs off, A port with no R_{PD} , $V_{I} = V_{DD}$			3.0	μA				
Input high level current	I _{IH} 3	XIN: $V_I = V_{DD} = 5.0 V$	2.0	5.0	15	μA				
	I _{IH} 4	FMIN, AMIN, HCTR, LCTR: $V_I = V_{DD} = 5.0 \text{ V}$	4.0	10	30	μA				
	I _{IH} 5	A port: With an R_{PD} , $V_I = V_{DD} = 5.0 V$		50		μA				
	I _{IL} 1	\overline{INT} , \overline{HOLD} , \overline{RES} , ADI, \overline{SNS} , and the G port: $V_I = V_{SS}$			3.0	μA				
Input low level current	I _{IL} 2	A, E, and F ports: E and F ports with outputs off, A port with no R_{PD} , $V_I = V_{SS}$			3.0	μA				
	I _{IL} 3	XIN: V _{IN} = V _{SS}	2.0	5.0	15	μA				
	I _{IL} 4	FMIN, AMIN, HCTR, LCTR: V _I = V _{SS}	4.0	10	30	μA				
Input floating voltage	VIF	A port: With an R _{PD}			0.05 V _{DD}	V				
Pull-down resistance	R _{PD}	A port: With an R_{PD} , $V_{DD} = 5.0 V$	75	100	200	kΩ				
	I _{OFFH} 1	EO1, EO2: V _O = V _{DD}		0.01	10	nA				
Output high level off leakage current	I _{OFFH} 2	B, C, D, E, F, and I ports: $V_0 = V_{DD}$			3.0	μA				
	I _{OFFH} 3	H port: $V_{O} = V_{DD}$			5.0	μA				
	I _{OFFL} 1	EO1, EO2: V _O = V _{SS}		0.01	10	nA				
Output low level off leakage current	I _{OFFL} 2	B, C, D, E, F, and I ports: $V_0 = V_{SS}$			3.0	μA				
	V _{OH} 1	B and C ports: I _O = 1 mA	V _{DD} – 2.0	V _{DD} – 1.0	V _{DD} – 0.5	V				
	V _{OH} 2	E and F ports: I _O = 1 mA	V _{DD} – 1.0			V				
	V _{OH} 3	EO1, EO2: Ι _Ο = 500 μA	V _{DD} – 1.0			V				
Output high level voltage	V _{OH} 4	XOUT: I _O = 200 μA	V _{DD} – 1.0			V				
	V _{OH} 5	S1 to S28 and the I port: $I_0 = -0.1 \text{ mA}$	V _{DD} – 1.0			V				
	V _{OH} 6	D port: I _O = 5 mA	V _{DD} – 1.0			V				
	V _{OH} 7	COM1, COM2: Ι _O = 25 μA	V _{DD} – 0.75	V _{DD} – 0.5	V _{DD} – 0.3	V				
	V _{OL} 1	B and C ports: I _O = 50 μA	0.5	1.0	2.0	V				
	V _{OL} 2	E and F ports: I _O = 1 mA			1.0	V				
	V _{OL} 3	EO1, EO2: Ι _Ο = 500 μA			1.0	V				
	V _{OL} 4	XOUT: I _O = 200 μA			1.0	V				
Output low level voltage	V _{OL} 5	S1 to S28 and the I port: $I_0 = 0.1 \text{ mA}$			1.0	V				
	V _{OL} 6	D port: I _O = 5 mA			1.0	V				
	V _{OL} 7	COM1, COM2: Ι _O = 25 μA	0.3	0.5	0.75	V				
	V _{OL} 8	H port: I _O = 5 mA, V _{DD} 1	(150 Ω) 0.75		(400 Ω) 2.0	V				
Output middle level voltage	V _M 1	COM1, COM2: V _{DD} = 5.0 V, I _O = 25 µA	2.0	2.5	3.0	V				
A/D conversion error		ADI: V _{DD} 1	-1/2		+1/2	LSE				
	I _{DD} 1	V_{DD} 1, f _{IN} 2 = 130 MHz		15	20	mA				
	I _{DD} 2	V _{DD} 2, PLL stopped, CT = 2.67 μs (HOLD mode, Figure 1)		1.5		mA				
	I _{DD} 3	V _{DD} 2, PLL stopped, CT = 13.33 µs (HOLD mode, Figure 1)		1.0		mA				
Current drain	I _{DD} 4	V _{DD} 2, PLL stopped, CT = 40.00 µs (HOLD mode, Figure 1)		0.7		mA				
		$V_{DD} = 5.5 V$, oscillator stopped, Ta = 25°C (BACK UP mode, Figure 2)			5	μA				
	I _{DD} 5	$V_{DD} = 2.5 V$, oscillator stopped, Ta = 25°C (BACK UP mode, Figure 2)			1	μA				


Test Circuits



A02105

Note: PB to PF, PH, and PI are all open. However, PE and PF are specified as output.





Note: PA to PI, S1 to S4, COM1, and COM2 are all open.

Figure 2 I_{DD}5 in BACK UP Mode

Pin Functions

Pin	Pin No.	Functions	I/O	I/O circuit type
PA0 PA1 PA2 PA3	30 31 32 33	Low-threshold type dedicated input ports These pins can be used, for example, for key data acquisition. Built-in pull-down resistors can be specified as an option. This option is in 4-pin units, and cannot be specified for individual pins. Input through these pins is disabled in BACKUP mode.	Input	BACK UP
PB0 PB1 PB2 PB3 PC0 PC1 PC2 PC3 PD0 PD1 PD2 PD3	35 36 37 38 39 40 41 41 42 43 44 45 46	Dedicated output ports Since the output transistor impedances are unbalanced CMOS, these pins can be effectively used for functions such as key scan timing. These pins go to the output high- impedance state in BACKUP mode. These pins go to the low level during a reset, i.e., when the RES pin is low. Dedicated output ports These are normal CMOS outputs. These pins go to the output high-impedance state in BACKUP mode. These pins go to the low level during a reset, i.e., when the RES pin is low.	Output	BACK UP
PE0 PE1 PE2 PE3 PF0 PF1 PF2	47 48 49 50 51 51 52 53	 I/O ports These pins are switched between input and output as follows: Once an input instruction (IN, TPT, or TPF) is executed, these pins latch in the input mode. Once an output instruction (OUT, SPB, or RPB) is executed, they latch in the output mode. These pins go to the input mode during a reset, i.e., when the RES pin is low. In BACKUP mode these pins go to the input mode with input disabled. I/O ports These pins are switched between input and output by the FPC instruction. The I/O states of this port can be specified for individual pins. These pins go to the input mode during a reset, i.e., when the 	1/0	PE1, PE3 BACK UP A02109 Others BACK UP
PF3 PG0 PG1 PG2 PG3	54 59 60 61 62	RES pin is low. In BACKUP mode these pins go to the input mode with input disabled. Dedicated input ports Input through these pins is disabled in BACKUP mode.	Input	

Pin	Pin No.	Functions	I/O	I/O circuit type
PH0 PH1 PH2/DAC*1 PH3/DAC*2	55 56 57 58	Dedicated output ports Since these pins are high-breakdown voltage n-channel transistor open-drain outputs, they can be effectively used for functions such as band power supply switching. And, PH2 and PH3 can also be used for DAC1 and DAC2 output ports respectively. (*: DAC is contained in LC72322R only.) These ports go to the high impedance state during a reset, i.e., when the RES pin is low, and in BACKUP mode.	Output	BACK UP
PI0/S25 PI1/S26 PI2/S27 PI3/S28	26 27 28 29	Dedicated output ports While these pins have a CMOS output circuit structure, they can be switched to function as LCD drivers. Their function is switched by the SS and RS instructions. These pins cannot be switched individually. The LCD driver function is selected and a segment-off signal is output when power is first applied or when RES is low. These pins are held at the low level in BACKUP mode. Note that when the general-purpose port use option is specified, these pins output the contents of IPORT when LPC is 1, and the contents of the general-purpose output port LATCH when LPC is 0.	Output	LCD output I port LPC BACK UP A02113
S1 to S24	2 to 25	LCD driver segment outputs A frame frequency of 100 Hz and a 1/2 duty, 1/2 bias drive type are used. A segment-off signal is output when power is first applied or when RES is low. These pins are held at the low level in BACKUP mode. The use of these pins as general-purpose output ports can be specified as an option.	Output	BACK UP
COM1 COM2	80 1	LCD driver common outputs A 1/2 duty, 1/2 bias drive type is used. The output when power is first applied or when RES is low is identical to the normal operating mode output. These pins are held at the low level in BACKUP mode.	Output	BACK UP
FMIN	71	FM VCO (local oscillator) input The input must be capacitor coupled. The input frequency range is from 10 to 130 MHz. (Max. 150 MHz)		~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
AMIN	70	AM VCO (local oscillator) input The input must be capacitor coupled The band supported by this pin can be selected using the PLL instruction. High (2 to 40 MHz) \rightarrow SW Low (0.5 to 10 MHz) \rightarrow LW and MW	Input	HOLD or PLL STOP instruction

Continued on next page.


Pin	Pin No.	Functions	I/O	I/O circuit type
HCTR	75	Universal counter input The input must be capacitor coupled. The input frequency range is from 0.4 to 12 MHz. This input can be effectively used for FM IF or AM IF counting. Universal counter input		
LCTR	74	The input must be capacitor coupled for input frequencies in the range 100 to 150 kHz. Capacitor coupling is not required for input frequencies from 1 Hz to 20 kHz. This input can be effectively used for AM IF counting.	Input	HOLD or PLL STOP instruction
ADI	76	A/D converter input A 1.28 ms period is required for a 6-bit sequential comparison conversion. The full scale input is $((63/96) \cdot V_{DD})$ for a data value of 3FH.	Input	HOLD or PLL STOP instruction A02117
INT	79	External interrupt request input An interrupt is generated when the INTEN flag is set (by an SS instruction) and a falling edge is input.	Input	A02118
EO1 EO2	68 67	Reference frequency and programmable divider phase comparison error outputs Charge pump circuits are built in. EO1 and EO2 are the same.	Output	
SNS	73	Input pin used to determine if a power outage has occurred in BACKUP mode This pin can also be used as a normal input port.	Input	A02120
HOLD	78	Input pin used to force the ICs to HOLD mode The IC goes to HOLD mode when the HOLDEN flag is set (by an SS instruction) and the HOLD input goes low. A high-breakdown voltage circuit is used so that this input can be used in conjunction with the normal power switch.	Input	A02120
RES	77	System reset input This signal should be held low for 75 ms after power is first applied to effect a power-up reset. The reset starts when a low level has been input for at least six reference clock cycles.	Input	фД А02118
XIN XOUT	64 65	Crystal oscillator connections (4.5 MHz) A feedback resistor is built in.	Input Output	XIN XOUT A02121
TEST1 TEST2	66 63	LSI test pins. These pins must be connected to $V_{\text{SS}}.$	_	
V _{DD} V _{SS}	34, 72 69	Power supply	_	

Mask Options

No.	Description	Selections						
1	WPT (watchdog times) inclusion coloction	WDT included						
	WDT (watchdog timer) inclusion selection	No WDT						
2	Port A pull-down resistor inclusion selection	Pull-down resistors included						
2	For A pull-down resistor inclusion selection	No pull-down resistors						
		2.67 µs						
3	Cycle time selection	13.33 µs						
		40.00 µs						
4	LCD port/general-purpose port selection	LCD ports						
4	LCD porvgeneral-purpose port selection	General-purpose output ports						

Development Environment

- The LC72P321R is used for OTP.
- The LC72EV321 is used as the evaluation chip.
- A total debugging system is available in which the TB-72EV32 evaluation chip board and the RE32 multifunction emulator are controlled by a personal computer.



LC72322R, 72323R Instruction Table

Abbreviations:

ADDR: Program memory address [12 bits]

- b: Borrow
- B: Bank number [2 bits]
- C: Carry
- DH: Data memory address high (row address) [2 bits]
- DL: Data memory address low (column address) [4 bits]
- I: Immediate data [4 bits]
- M: Data memory address
- N: Bit position [4 bits]
- Pn: Port number [4 bits]
- r: General register (one of the locations 00 to 0FH in bank 0)
- Rn: Register number [4 bits]
- (): Contents of register or memory

()N: Contents of bit N of register or memory

Instruction Group		Ope	rand			Machine code											
Instru Group	Mnemonic	1st	2nd	Function	Operation	D15 ⁻	14	13	12	11	10	98	7 6 5 4	3 2 1 D0			
	AD	r	м	Add M to r	$r \gets (r) + (M)$	0	1	0	0	0	0	DH	DL	Rn			
	ADS	r	м	Add M to r, then skip if carry	$r \leftarrow (r) + (M)$ skip if carry	0	1	0	0	0	1	DH	DL	Rn			
suo	AC	r	М	Add M to r with carry	$r \gets (r) + (M) + C$	0	1	0	0	1	0	DH	DL	Rn			
Addition instructions	ACS	r	М	Add M to r with carry, then skip if carry	$r \leftarrow (r) + (M) + C$ skip if carry	0	1	0	0	1	1	DH	DL	Rn			
on ir	AI	М	I	Add I to M	$M \gets (M) + I$	0	1	0	1	0	0	DH	DL	I			
Additio	AIS	М	I	Add I to M, then skip if carry	$M \leftarrow (M) + I$ skip if carry	0	1	0	1	0	1	DH	DL	I			
	AIC	М	Т	Add I to M with carry	$M \gets (M) + I + C$	0	1	0	1	1	0	DH	DL	I			
	AICS	М	I	Add I to M with carry, then skip if carry	$M \leftarrow (M) + I + C$ skip if carry	0	1	0	1	1	1	DH	DL	I			
	SU	r	М	Subtract M from r	$r \leftarrow (r) - (M)$	0	1	1	0	0	0	DH	DL	Rn			
	SUS	r	м	Subtract M from r, then skip if borrow	$r \leftarrow (r) - (M)$ skip if borrow	0	1	1	0	0	1	DH	DL	Rn			
દ્ર	SB	r	м	Subtract M from r with borrow	$r \gets (r) - (M) - b$	0 1 1 0				1	0	DH	DL	Rn			
Subtraction instructions	SBS	r	м	Subtract M from r with borrow, then skip if borrow	$r \leftarrow (r) - (M) - b$ skip if borrow	0 1 1 0 1 1				1	DH	DL	Rn				
tion	SI	М	I	Subtract I from M	$M \leftarrow (M) - I$	0	1	1	1	0	0	DH	DL	I			
Subtract	SIS	М	I	Subtract I from M, then skip if borrow	$M \leftarrow (M) - I$ skip if borrow	0	1	1	1	0	1	DH	DL	I			
	SIB	М	I	Subtract I from M with borrow	$M \gets (M) - I - b$	0	1	1	1	1	0	DH	DL	I			
	SIBS	М	I	Subtract I from M with borrow, then skip if borrow	$M \leftarrow (M) - I - b$ skip if borrow	0	1	1	1	1	1	DH	DL	I			
suc	SEQ	r	М	Skip if r equals M	r – M skip if zero	0	0	0	0	0	1	DH	DL	Rn			
Comparison instructions	SGE	r	М	Skip if r is greater than or equal to M	r - M skip if not borrow $(r) \ge (M)$	0	0 0 0 0				1	DH	DL	Rn			
parisor	SEQI	М	I	Skip if M equal to I	M – I skip if zero	0	0	1	1	0	1	DH	DL	I			
Com	SGEI	М	I	Skip if M is greater than or equal to I	M - I skip if not borrow $(M) \ge I$	0	0	1	1	1	1	DH	DL	I			

Continued on next page.

Instruction Group		Ope	rand									Ma	achine	code	Э						
Instru Grouj	Mnemonic	1st	2nd	Function	Operation	D1	5 14	1:	3 12	2 1	11	0	98	7	6	54	3	2 1	D0		
ation	AND	м	I	AND I with M	$M \gets (M) \land I$	0	0	1	1	() (b	DH		DL			I			
Logical operation instructions	OR	м	I	OR I with M	$M \gets (M) \lor I$	0	0	1	1		1 (b	DH		DL			I			
Logica	EXL	r	м	Exclusive OR M with r	$r \leftarrow (r) \oplus (M)$	0	0	1	0	() (b	DH		DL			Rn			
	LD	r	М	Load M to r	$r \leftarrow (M)$	1	0	0	0	() (5	DH		DL			Rn			
	ST	М	r	Store r to M	$M \leftarrow (r)$	1	0	0	0	() ^	1	DH		DL			Rn			
Transfer instructions	MVRD	r	м	Move M to destination M referring to r in the same row	[DH, Rn] ← (M)	1	0	0	0		(5	DH		DL			Rn			
	MVRS	м	r	Move source M referring to r to M in the same row	$M \gets [DH, Rn]$	1	0	0	0		1	1	DH		DL			Rn			
Trans	MVSR	M1	M2	Move M to M in the same row	[DH, DL1] ← [DH, DL2]	1	0	0	1	() (5	DH		DL	1		DL2			
	MVI	М	I	Move I to M	$M \leftarrow I$	1	0	0	1	() '	1	DH		DL			I			
	PLL	м	r	Load M to PLL registers	$PLL \ r \gets PLL \ DATA$	1	0	0	1		1 (b	DH		DL			Rn			
Bit test instructions	тмт	м	N	Test M bits, then skip if all bits specified are true	if M (N) = all 1, then skip	1	0	1	0	() '	1	DH	DL			N				
Bit tes instrue	TMF	м	N	Test M bits, then skip if all bits specified are false	if M (N) = all 0, then skip	1	0	1	0		1	1	DH		DL		N				
	JMP	AD	DR	Jump to the address	$PC \gets ADDR$	1	0	1	1		ADDR (12 bits)										
all	CAL	AD	DR	Call subroutine	$Stack \leftarrow (PC) + 1$	1	1	0	0				A	DDF	R (1	2 bits	,				
nd tine (RT			Return from subroutine	PC ← Stack	1	1	0	1	() '	1	0 0	0	0	0 0	0	0 0	0		
Jump and subroutine call	RTI			Return from interrupt	BANK ← Stack PC ← Stack CARRY ← Stack	1	1	0	1	() ^	1	0 1	0	0	0 0	0	0 0	0		
st tions	ттм	N		Test timer F/F then skip if it has not been set	if timer F/F = 0, then skip	1	1	0	1	() ′	1	1 0	0	0	0 0	N				
F/F test instructions	TUL	N		Test unlock F/F then skip if it has not been set	if UL F/F = 0, then skip	1	1	0	1	() '	1	1 1	0	0	0 0		N			
ctions	SS	N		Set status register	(Status register 1) $N \leftarrow 1$	1	1	0	1		1	1	0 0	0	0	0 0		Ν			
ter instructions	RS	N		Reset status register	(Status register 1) $N \leftarrow 0$	1	1	0	1		· ۱	1	0 1	0	0	0 0		Ν			
Status registe	тѕт	N		Test status register true	if (Status register 2) N = all 1, then skip	1	1	0	1		· ۱	1	1 0	0	0	0 0		Ν			
	TSF	N		Test status register false	if (Status register 2) N = all 0, then skip	1	1	0	1		·	1	1 1	0	0	0 0		Ν			
Bank switching instructions	BANK	в		Select bank	BANK ← B	1	1	0	1	() (5	В	0	0	0 0	0	0 0			

Continued on next page.

Instruction Group		Ope	rand								Μ	lachi	ne	code									
Instruct Group	Mnemonic	1st	2nd	Function	Operation		14	13	12	11	10	9	8	76	65	4	3 2	1	D0				
	LCD	М	I	Output segment pattern to LCD digit direct	$LCD\;(DIGIT) \gets M$	1	1	1	0	0	0	DI	Ŧ		DL		D	IGIT					
	LCP	М	I	Output segment pattern to LCD digit through PLA	$LCD\;(DIGIT) \gets PLA \gets M$	1	1	1	0	0	1	DI	4		DL		D						
	IN	М	Р	Input port data to M	$M \leftarrow (Port (P))$	1	1	1	0	1	0	DI	1		DL			Ρ					
ions	OUT	М	Р	Output contents of M to port	$(Port (P)) \leftarrow M$	1	1	1	0	1	1	DI	4		DL			Ρ	_				
Ind	SPB	Р	N	Set port bits	(Port (P)) N ← 1	1	1	1	1	0	0	0	0		Р			Ν	_				
I/O instructions	RPB	Р	N	Reset port bits	(Port (P)) N ← 0	1	1	1	1	0	1	0	1		Р			Ν	_				
0/1	ТРТ	Р	N	Test port bits, then skip if all bits specified are true	if (Port (P)) N = all 1, then skip	1	1	1	1	1	0	1	0	Р			Р		Ρ			N	
	TPF	Ρ	N	Test port bits, then skip if all bits specified are false	if (Port (P)) N = all 0, then skip	1	1	1	1	1	1	1	1	Р			N						
Universal counter instructions	UCS	I		Set I to UCCW1	UCCW1 ← I	0	0	0	0	0	0	0	1	0 0	0 0	0		I					
Universal co instructions	UCC	I		Set I to UCCW2	UCCW2 ← I	0	0	0	0	0	0	1	1	0 0	0 0	0		I					
	FPC	Ν		F port I/O control	$FPC \; latch \gets N$	0	0	0	1	0	0	0	0	0 0) ()	0		Ν					
_ <u>4</u>	CKSTP			Clock stop	Stop clock if $\overline{HOLD} = 0$	0	0	0	1	0	0	0	1	0 0) ()	0	0 0	0	0				
Other instruc- tions	DAC*	I		Load M to D/A registers	$DA \ reg \gets \ DAC \ DATA$	0	0	0	0	0	0	1	0	0 0) ()	0		1					
0.53	NOP			No operation		0	0	0	0	0	0	0	0	0 0	0 (0	0 0	0	0				

Note: * DAC is contained in LC72322R only.

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
- Intersection 20 Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of November, 1997. Specifications and information herein are subject to change without notice.