128K x 16 Static RAM

Features

- **3.0 – 3.6V Operation**
- **High speed**
  - **— t_{AA} = 12, 15 ns**
- **CMOS for optimum speed/power**
- **Low active power**
  - **— 684 mW (Max.)**
- **Automatic power-down when deselected**
- **Independent control of upper and lower bits**
- **Available in 44-pin TSOP II**

Functional Description

The CY7C1011BV33 is a high-performance CMOS static RAM organized as 131,072 words by 16 bits. This device has an automatic power-down feature that significantly reduces power consumption when deselected.

Writing to the device is accomplished by taking Chip Enable ($\overline{CE}$) and Write Enable ($\overline{WE}$) inputs LOW. If Byte Low Enable ($\overline{BLE}$) is LOW, then data from I/O pins (I/O$_1$ through I/O$_8$), is written into the location specified on the address pins (A_0 through A_{15}). If Byte High Enable ($\overline{BHE}$) is LOW, then data from I/O pins (I/O$_9$ through I/O$_{16}$) is written into the location specified on the address pins (A_0 through A_{16}).

Reading from the device is accomplished by taking Chip Enable ($\overline{CE}$) and Output Enable ($\overline{OE}$) LOW while forcing the Write Enable ($\overline{WE}$) HIGH. If Byte Low Enable ($\overline{BLE}$) is LOW, then data from the memory location specified by the address pins will appear on I/O$_1$ to I/O$_8$. If Byte High Enable ($\overline{BHE}$) is LOW, then data from memory will appear on I/O$_9$ to I/O$_{16}$. See the truth table at the back of this data sheet for a complete description of read and write modes.

The input/output pins (I/O$_1$ through I/O$_{16}$) are placed in a high-impedance state when the device is deselected ($\overline{CE}$ HIGH), the outputs are disabled ($\overline{OE}$ HIGH), the BHE and BLE are disabled ($\overline{BHE}$, $\overline{BLE}$ HIGH), or during a write operation ($\overline{CE}$ LOW, and $\overline{WE}$ LOW).

The CY7C1011BV33 is available in standard 44-pin TSOP Type II package.

Logic Block Diagram

[+] Feedback

Pin Configuration

TSOP II
Top View

```
        A4  ☐ 1      44 ☐ A5
        A3  ☐ 2      43 ☐ A6
        A2  ☐ 3      42 ☐ A7
        A1  ☐ 4      41 ☐ OE
        A0  ☐ 5      40 ☐ BHE
        CE  ☐ 6      39 ☐ BLE
       I/O1 ☐ 7      38 ☐ I/O16
       I/O2 ☐ 8      37 ☐ I/O15
       I/O3 ☐ 9      36 ☐ I/O14
       I/O4 ☐ 10     35 ☐ I/O13
        VCC ☐ 11     34 ☐ VSS
        VSS ☐ 12     33 ☐ VCC
       I/O5 ☐ 13     32 ☐ I/O12
       I/O6 ☐ 14     31 ☐ I/O11
       I/O7 ☐ 15     30 ☐ I/O10
       I/O8 ☐ 16     29 ☐ I/O9
         WE ☐ 17     28 ☐ NC
        A16 ☐ 18     27 ☐ A8
        A15 ☐ 19     26 ☐ A9
        A14 ☐ 20     25 ☐ A10
        A13 ☐ 21     24 ☐ A11
        A12 ☐ 22     23 ☐ NC
```

1011B-2

Selection Guide

		1011BV33-12	1011BV33-15
Maximum Access Time (ns)	Commercial	12	15
Maximum Operating Current (mA)	Commercial	190	170
Maximum CMOS Standby Current (mA)	Commercial	10	10

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature ....−65°C to +150°C

Ambient Temperature with
Power Applied...−55°C to +125°C

Supply Voltage on V_{CC} to Relative GND[1] .... −0.5V to +7.0V

DC Voltage Applied to Outputs
in High Z State[1].....................................−0.5V to V_{CC}+0.5V

DC Input Voltage[1] ....−0.5V to V_{CC}+0.5V

Current into Outputs (LOW) .... 20 mA

Static Discharge Voltage .... >2001V
(per MIL-STD-883, Method 3015)

Latch-Up Current.. >200 mA

Operating Range

Range	Ambient Temperature[2]	V_{CC}
Commercial	0°C to +70°C	3.3V ± 10%
Industrial	−40°C to +85°C	3.3V ± 10%

Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions	1011BV33-12		1011BV33-15		Unit
			Min.	Max.	Min.	Max.	
V_{OH}	Output HIGH Voltage	V_{CC} = Min., I_{OH} = −4.0 mA	2.4		2.4		V
V_{OL}	Output LOW Voltage	V_{CC} = Min., I_{OL} = 8.0 mA		0.4		0.4	V

Document #: 38-05021 Rev. *A

Electrical Characteristics Over the Operating Range (continued)

Parameter	Description	Test Conditions	1011BV33-12		1011BV33-15		Unit
			Min.	Max.	Min.	Max.	
V_{IH}	Input HIGH Voltage		2.2		2.2		V
V_{IL}	Input LOW Voltage[1]		−0.3	0.8	−0.3	0.8	V
I_{IX}	Input Load Current	$GND \le V_I \le V_{CC}$	−1	+1	−1	+1	µA
I_{OZ}	Output Leakage Current	$GND \le V_I \le V_{CC}$, Output Disabled	−1	+1	−1	+1	µA
I_{OS}	Output Short Circuit Current[3]	V_{CC} = Max., V_{OUT} = GND		−300		−300	mA
I_{CC}	V_{CC} Operating Supply Current	V_{CC} = Max., I_{OUT} = 0 mA, $f = f_{MAX} = 1/t_{RC}$		190		170	mA
I_{SB1}	Automatic CE Power-Down Current —TTL Inputs	Max. V_{CC}, $\overline{CE} \ge V_{IH}$ $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$, $f = f_{MAX}$		40		40	mA
I_{SB2}	Automatic CE Power-Down Current —CMOS Inputs	Max. V_{CC}, $\overline{CE} \ge V_{CC} - 0.3V$, $V_{IN} \ge V_{CC} - 0.3V$, or $V_{IN} \le 0.3V$, $f = 0$		10		10	mA
		L		0.5		0.5	

Capacitance[4]

Parameter	Description	Test Conditions	Max.	Unit
C_{IN}	Input Capacitance	T_A = 25°C, f = 1 MHz, V_{CC} = 5.0V	8	pF
C_{OUT}	Output Capacitance		8	pF

AC Test Loads and Waveforms

Notes:
1. V_{IL} (min.) = −2.0V for pulse durations of less than 20 ns.
2. T_A is the "instant on" case temperature.
3. Not more than one output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.

## Switching Characteristics[5] Over the Operating Range

Parameter	Description	1011BV33-12		1011BV33-15		Unit
		Min.	Max.	Min.	Max.	
READ CYCLE						
t_{RC}	Read Cycle Time	12		15		ns
t_{AA}	Address to Data Valid		12		15	ns
t_{OHA}	Data Hold from Address Change	3		3		ns
t_{ACE}	$\overline{CE}$ LOW to Data Valid		12		15	ns
t_{DOE}	$\overline{OE}$ LOW to Data Valid		6		7	ns
t_{LZOE}	$\overline{OE}$ LOW to Low Z[6]	0		0		ns
t_{HZOE}	$\overline{OE}$ HIGH to High Z[6, 7]		6		7	ns
t_{LZCE}	$\overline{CE}$ LOW to Low Z[6]	3		3		ns
t_{HZCE}	$\overline{CE}$ HIGH to High Z[6, 7]		6		7	ns
t_{PU}	$\overline{CE}$ LOW to Power-Up	0		0		ns
t_{PD}	$\overline{CE}$ HIGH to Power-Down		12		15	ns
t_{DBE}	Byte Enable to Data Valid		6		7	ns
t_{LZBE}	Byte Enable to Low Z	0		0		ns
t_{HZBE}	Byte Disable to High Z		6		7	ns

Notes:
4. Tested initially and after any design or process changes that may affect these parameters.
5. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I_{OL}/I_{OH} and 30-pF load capacitance.
6. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZOE} is less than t_{LZOE}, and t_{HZWE} is less than t_{LZWE} for any given device.
7. t_{HZOE}, t_{HZBE}, t_{HZCE}, and t_{HZWE} are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage.

## Switching Characteristics[5] Over the Operating Range

Parameter	Description	1011BV33-12 Min.	1011BV33-12 Max.	1011BV33-15 Min.	1011BV33-15 Max.	Unit
WRITE CYCLE[8]						
t_{WC}	Write Cycle Time	12		15		ns
t_{SCE}	$\overline{CE}$ LOW to Write End	10		12		ns
t_{AW}	Address Set-Up to Write End	10		12		ns
t_{HA}	Address Hold from Write End	0		0		ns
t_{SA}	Address Set-Up to Write Start	0		0		ns
t_{PWE}	$\overline{WE}$ Pulse Width	10		12		ns
t_{SD}	Data Set-Up to Write End	7		8		ns
t_{HD}	Data Hold from Write End	0		0		ns
t_{LZWE}	$\overline{WE}$ HIGH to Low Z[6]	3		3		ns
t_{HZWE}	$\overline{WE}$ LOW to High Z[6, 7]		6		7	ns
t_{BW}	Byte Enable to End of Write	10		12		ns

Switching Waveforms

Read Cycle No. 1[9, 10]

1011B-5

Note:
8. The internal write time of the memory is defined by the overlap of $\overline{CE}$ LOW, $\overline{WE}$ LOW and $\overline{BHE}$ / $\overline{BLE}$ LOW. $\overline{CE}$, $\overline{WE}$ and $\overline{BHE}$ / $\overline{BLE}$ must be LOW to initiate a write, and the transition of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.
9. Device is continuously selected. OE, CE, BHE and/or BHE = V_{IL}.
10. $\overline{WE}$ is HIGH for read cycle.

Switching Waveforms (continued)

Read Cycle No. 2 (OE Controlled)[10, 11]

1011B-6

Write Cycle No. 1 (CE Controlled) [12, 13]

1011B-7

Notes:
11. Address valid prior to or coincident with CE transition LOW.
12. Data I/O is high impedance if OE or BHE and/or BLE= V$_{IH}$.
13. If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.

Switching Waveforms (continued)

Write Cycle No. 2 (BLE or BHE Controlled)

1011B-8

Write Cycle No. 3 (WE Controlled, OE LOW)

1011B-10

Truth Table

$\overline{CE}$	$\overline{OE}$	$\overline{WE}$	$\overline{BLE}$	$\overline{BHE}$	I/O$_1$–I/O$_8$	I/O$_9$–I/O$_{16}$	Mode	Power
H	X	X	X	X	High Z	High Z	Power-Down	Standby (I_{SB})
L	L	H	L	L	Data Out	Data Out	Read - All bits	Active (I_{CC})
			L	H	Data Out	High Z	Read - Lower bits only	Active (I_{CC})
			H	L	High Z	Data Out	Read - Upper bits only	Active (I_{CC})
L	X	L	L	L	Data In	Data In	Write - All bits	Active (I_{CC})
			L	H	Data In	High Z	Write - Lower bits only	Active (I_{CC})
			H	L	High Z	Data In	Write - Upper bits only	Active (I_{CC})
L	H	H	X	X	High Z	High Z	Selected, Outputs Disabled	Active (I_{CC})
L	X	X	H	H	High Z	High Z	Selected, Outputs Disabled	Active (I_{CC})

Ordering Information

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
12	CY7C1011BV33-12ZI	Z44	44-Lead TSOP Type II	Industrial
	CY7C1011BV33-12ZC	Z44	44-Lead TSOP Type II	Commercial
15	CY7C1011BV33-15ZC	Z44	44-Lead TSOP Type II	Commercial
	CY7C1011BV33-15ZI	Z44	44-Lead TSOP Type II	Industrial

Package Diagrams

44-Pin TSOP II Z44

DIMENSION IN MM (INCH)
MAX
MIN.

51-85087-A

[+] Feedback

Document Title: CY7C1011BV33 128K X 16 Static RAM
Document Number: 38-05021

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	106652	04/26/01	MPR	New Data Sheet
*A	107728	07/11/01	DFP	Remove SOJ TQFP Packages. Remove 8, 10 ns. changed Low Active Power to 684. Change words/array/ added 2 addresses.