

2-PHASE DD MOTOR DRIVER

The kA83I0 is a monolithic integrated circuit for 2-phase full wave linear DD motor driving. This IC contains hall AMP, control circuit, CW/CC\N circuit, thermal shutdown circuit and motor drivers.

FUNCTION

- TSD
- CTL/AMP
- CW/CCW
- HALL AMP
- Oriver & AMP


FEATURES

- Incorporates rotation direction switching function.
- With regulated power supply for hall device feeding.
- High output current-control current ratio.
- High power dissipation.
- Built-in TSD (Thermal Shut Down) circuit.

APPLICATION


- VCRs, video disk players
- Compact disk players
- Tape recorders

BLOCK DIAGRAM



ORDERING IN FORMATION

Device	Package	Operating Temperature
KA8310	20-ZIP-325	-20℃~+75℃




Page: 1 (KA8310)



ABSOLUTE MAXIMUM RATINGS

Characteristic	Symbol	Value	Unit	Remark		
Supply Voltage	Vcc	20	V			
Maximum Output Current (1)	l _o 1	2.4	A	No Signal		
Maximum Output Current (2)	l _o 2	1.6		Ū		
Hall Input Voltage	V _H	6	V	DC		
Pin 3 Current	l ₃	1	mA			
Pin 4 Voltage	V4	VREG	V			
Output Current	I _{REG}	40	mA			
Pin 16 Voltage	V ₁₆	VCC	V	$V_{cc} \ge V16$		
AMP Common Input Voltage	V _{COM}	VREG-1.0	V			
Hall Device Frequency	<i>f</i> hall	1	KHz			
Operating Voltage Range	V _{OPR}	7.2~20	V			
Junction Temperature	TJ	150	°C			
Operating Temperature	T _{OPR}	-20~+75	°C			
Storage Temperature	T _{STG}	-40~+150	°			

POWER DISSIPATION CURVE




AMBIENT TEMPERATURE (°C)

Page : 2 (KA8310)

ELECTRICAL CHARACTERISTICS (V_{cc} =12V, T_A =25 $^\circ\!\!\mathrm{C}$)

Characteristics	Symbol	Test Condition	Min	Тур	Мах	Unit	
Quiescent Current	IQ	Ι ₁ =QμΑ	4.5	6.5	8.5	mA	
Regulated Voltage (1)	V _{REG1}	I ₁ =0μΑ	6.0	6.7	7.4	v	
Regulated Voltage (2)	V _{REG2}	I ₁ =QμA A ₂ =10mA	6.0	6.7	7.4	v	
Regulated Voltage (3)	V _{REG3}	I ₁ =QµA А ₂ =30mA	6.0	6.7	7.4	v	
ControlInput Voltage	V _{CT1}	Ι ₁ 10μΑ	1.2	1.35	1.5	v	
CW/CCW Output Current	I ₄	Ι ₁ =0μΑ	200	410	600	μA	
CW/CCW Threshold Voltage (1)	VT ₁	V ₆ =V ₇ =3.1V V ₈ =3.4V I ₁ =50µN	2.5	_	_	v	
CW/CCW Threshold Voltage (1)	VT ₂	V ₆ =V ₇ =3.1V V ₈ =3.4V I ₁ =50µA	2.5	_	_	v	
Current Gain (1)	G ₁	V ₆ =3.1V V ₈ =3.4V I ₁ =100μA G ₁ =I _{OUT2} /I ₁	4000	4700	5500		
Current Gain (2)	G ₂	V ₆ =3.4V V ₈ =3.1V I ₁ =100μA G ₂ =I _{OUT2} /I ₁	4000	4700	5500		
ϕ 1, ϕ 2 Current Ratio	R	R=G ₁ /G ₂	0.8	1	1.2		
Output Current (1)	I _{OUT1}	V ₆ =3.4V V ₈ =3.1V I ₁ =180μA	750	890	1150	mA	
Output Current (2)	I _{OUT2}	V ₇ =3.4V V ₈ =3.1V I ₁ =180μA	750	890	1150	mA	

TEST CIRCUIT






TEST METHOD (Vcc=12V)

TEST		Switch Condition								Test				
Characteristic	Condition	SW1	SW2	SW3	SW4	SW5	SW6	SW7	SW8	SW9	SW10	SW11	SW12	Point
Quiescent Current	Ι ₁ =QμΑ	1	2	2	2	2	2	2	2	2	2	2	2	A5
Regulated Voltage (1)	I ₁ =0µА	1	2	2	2	2	2	2	2	2	1	2	2	Pin9
Regulated Voltage (2)	I ₁ =QµA A ₂ =10mA	1	2	2	2	2	2	2	2	3	1	2	2	Pin9
Regulated Voltage (3)	I ₁ =QµA A ₂ =30mA	1	2	2	2	2	2	2	2	3	1	2	2	Pin9
Control Input Voltage	Ι ₁ 10μΑ	1	2	2	2	2	2	2	2	2	1	2	2	Pin3
CW/CCW Output Current	I ₁ =ОµА	1	1	2	2	2	2	2	2	2	1	2	2	A1
CW/CCW Threshold Voltage (1)	V ₆ =V ₇ =3.1V V ₈ =3.4V I ₁ =50 <i>µ</i> V	1	3	1	1	1	1	3	3	1	1	3	2	Pin4 (A ₃)
CW/CCW Threshold Voltage (2)	V ₆ =V ₇ =3.1V V ₈ =3.4V I ₁ =50µA	1	3	1	1	1	1	3	3	1	1	2	3	Pin4 (A ₄)
Current Gain (1)	V ₆ =3.1V V ₈ =3.4V I ₁ =100μA	1	2	1	2	1	1	3	3	2	1	3	2	A ₃ /I ₁
Current Gain (2)	V ₆ =3.4V V ₈ =3.1V I₁=100µA	1	2	2	1	1	1	3	3	2	1	2	3	A ₄ /I ₁
φ1, φ2 Current Ratio														
Output Current (1)	V ₆ =3.4V V ₈ =3.1V I ₁ =180μA	1	2	1	2	1	1	1	1	2	1	3	2	A3
Output Current (2)	V ₇ =3.4V V ₈ =3.1V I ₁ =180µA	1	2	2	1	1	1	1	1	2	1	2	3	A4


CD-ROM(Edition 3.0) This Data Sheet is subject to change without notice.



APPLICATION INFORMATION




APPLICATION CIRCUIT



*The Application of HALL BIAS Pins must to follow above circuits.

CD-ROM(Edition 3.0) This Data Sheet is subject to change without notice.

Page: 6 (KA8310)



Page: 7 (KA8310)

SAMSUNG

ELECTRONICS