

1M (64K x 16) Static RAM

Features

- Very high speed: 55 ns
- Voltage range: 1.65V to 1.95V
- Ultra-low active power
  - Typical active current: 0.5 mA @ f = 1 MHz
  - Typical active current: 2.5 mA @ f = f<sub>MAX</sub>
- Ultra-low standby power
- Easy memory expansion with  $\overline{CE}_1$ ,  $\overline{CE}_2$  and  $\overline{OE}$  features
- Automatic power-down when deselected
- CMOS for optimum speed/power
- Packages offered in a 48-ball FBGA and a 44-pin TSOP Type II


Functional Description<sup>[1]</sup>

The CY62127DV18 is a high-performance CMOS static RAM organized as 64K words by 16 bits. This device features advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery Life™ (MoBL<sup>®</sup>) in portable applications such as cellular telephones. The device also has an automatic power-down feature that significantly reduces power consumption by 99% when addresses are not toggling. The device can be put into standby mode reducing power consumption by more than 99% when deselected Chip Enable 1 ( $\overline{CE}_1$ ) HIGH or Chip Enable 2 ( $\overline{CE}_2$ ) LOW or both  $\overline{BHE}$  and

$\overline{BLE}$  are HIGH. The input/output pins (I/O<sub>0</sub> through I/O<sub>15</sub>) are placed in a high-impedance state when: deselected Chip Enable 1 ( $\overline{CE}_1$ ) HIGH or Chip Enable 2 ( $\overline{CE}_2$ ) LOW, outputs are disabled ( $\overline{OE}$  HIGH), both Byte High Enable and Byte Low Enable are disabled ( $\overline{BHE}$ ,  $\overline{BLE}$  HIGH) or during a write operation (Chip Enable 1 ( $\overline{CE}_1$ ) LOW and Chip Enable 2 ( $\overline{CE}_2$ ) HIGH and  $\overline{WE}$  LOW).


Writing to the device is accomplished by taking Chip Enable 1 ( $\overline{CE}_1$ ) LOW and Chip Enable 2 ( $\overline{CE}_2$ ) HIGH and Write Enable ( $\overline{WE}$ ) input LOW. If Byte Low Enable ( $\overline{BLE}$ ) is LOW, then data from I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>), is written into the location specified on the address pins (A<sub>0</sub> through A<sub>15</sub>). If Byte High Enable ( $\overline{BHE}$ ) is LOW, then data from I/O pins (I/O<sub>8</sub> through I/O<sub>15</sub>) is written into the location specified on the address pins (A<sub>0</sub> through A<sub>15</sub>).

Reading from the device is accomplished by taking Chip Enable 1 ( $\overline{CE}_1$ ) LOW and Chip Enable 2 ( $\overline{CE}_2$ ) HIGH and Output Enable ( $\overline{OE}$ ) LOW while forcing the Write Enable ( $\overline{WE}$ ) HIGH. If Byte Low Enable ( $\overline{BLE}$ ) is LOW, then data from the memory location specified by the address pins will appear on I/O<sub>0</sub> to I/O<sub>7</sub>. If Byte High Enable ( $\overline{BHE}$ ) is LOW, then data from memory will appear on I/O<sub>8</sub> to I/O<sub>15</sub>. See the truth table at the back of this data sheet for a complete description of read and write modes.



Note:

1. For best-practice recommendations, please refer to the Cypress application note "System Design Guidelines" on <http://www.cypress.com>.

**Pin Configuration<sup>[2]</sup>**

**Note:**

2. DNU pins are to be connected to V<sub>SS</sub> or left open.



**Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature ..... -65°C to +150°C  
 Ambient Temperature with  
 Power Applied..... -55°C to +125°C  
 Supply Voltage to Ground Potential  
 ..... -0.2V to V<sub>CCMAX</sub> + 0.2V  
 DC Voltage Applied to Outputs  
 in High-Z State<sup>[3]</sup> ..... -0.2V to V<sub>CC</sub> + 0.2V

DC Input Voltage<sup>[3]</sup> ..... -0.2V to V<sub>CC</sub> + 0.2V  
 Output Current into Outputs (LOW)..... 20 mA  
 Static Discharge Voltage..... > 2001V  
 (per MIL-STD-883, Method 3015)  
 Latch-up Current ..... > 200 mA

**Operating Range**

Range	Ambient Temperature (T <sub>A</sub> )	V <sub>CC</sub>
Industrial	-40°C to +85°C	1.65V to 1.95V

**Product Portfolio**

Product	V <sub>CC</sub> Range(V)			Speed (ns)	Power Dissipation					
					Operating, I <sub>CC</sub> (mA)				Standby, I <sub>SB2</sub> (μA)	
	f = 1 MHz		f = f <sub>MAX</sub>		Typ. <sup>[4]</sup>		Max.			
	Min.	Typ. <sup>[4]</sup>	Max.						Typ. <sup>[4]</sup>	Max.
CY62127DV18L	1.65	1.8	1.95	55	0.5	1	2.5	5	0.5	3
CY62127DV18LL				55			2.5	5		

**Notes:**

- 3. VIL(min.) = -2.0V for pulse durations less than 20 ns.
- 4. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at VCC = VCC(typ), TA = 25°C.

**DC Electrical Characteristics** (Over the Operating Range)

Parameter	Description	Test Conditions		CY62127DV18-55			Unit	
				Min.	Typ. <sup>[4]</sup>	Max.		
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = -0.1 mA	V <sub>CC</sub> = 1.65V	1.4			V	
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 0.1 mA	V <sub>CC</sub> = 1.65V			0.2	V	
V <sub>IH</sub>	Input HIGH Voltage			1.4		V <sub>CC</sub> + 0.2	V	
V <sub>IL</sub>	Input LOW Voltage			-0.2		0.4	V	
I <sub>IX</sub>	Input Leakage Current	GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub>		-1		+1	μA	
I <sub>OZ</sub>	Output Leakage Current	GND ≤ V <sub>O</sub> ≤ V <sub>CC</sub> , Output Disabled		-1		+1	μA	
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	f = f <sub>MAX</sub> = 1/t <sub>RC</sub>	V <sub>CC</sub> = 1.95V, I <sub>OUT</sub> = 0mA, CMOS level		2.5	5	mA	
		f = 1 MHz			0.5	1		
I <sub>SB1</sub>	Automatic CE Power-down Current – CMOS Inputs	CE <sub>1</sub> ≥ V <sub>CC</sub> - 0.2V, CE <sub>2</sub> ≤ 0.2V, V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2V, V <sub>IN</sub> ≤ 0.2V, f = f <sub>MAX</sub> (Address and Data Only), f = 0 (OE, WE, BHE and BLE)		L		0.5	3	μA
				LL		0.5	2	
I <sub>SB2</sub>	Automatic CE Power-down Current – CMOS Inputs	CE <sub>1</sub> ≥ V <sub>CC</sub> - 0.2V, CE <sub>2</sub> ≤ 0.2V, V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2V or V <sub>IN</sub> ≤ 0.2V, f = 0, V <sub>CC</sub> = 1.95V		L		0.5	3	μA
				LL		0.5	2	

**Capacitance**<sup>[5]</sup>


Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	TA = 25°C, f = 1 MHz	6	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>CC</sub> = V <sub>CC(typ)</sub>	8	pF

**Thermal Resistance**

Parameter	Description	Test Conditions	BGA	Unit
θ <sub>JA</sub>	Thermal Resistance (Junction to Ambient) <sup>[5]</sup>	Still Air, soldered on a 3 x 4.5 inch, two-layer printed circuit board	55	C/W
θ <sub>JC</sub>	Thermal Resistance (Junction to Case) <sup>[5]</sup>		16	C/W

**Note:**


5. Tested initially and after any design or process changes that may affect these parameters.

**AC Test Loads and Waveforms**


Parameters	1.8V	UNIT
R1	13500	$\Omega$
R2	10800	$\Omega$
R <sub>TH</sub>	6000	$\Omega$
V <sub>TH</sub>	0.80	V

**Data Retention Characteristics**

Parameter	Description	Conditions	Min.	Typ. <sup>[4]</sup>	Max.	Unit
V <sub>DR</sub>	V <sub>CC</sub> for Data Retention		1		1.95	V
I <sub>CCDR</sub>	Data Retention Current	V <sub>CC</sub> = 1V, CE <sub>1</sub> ≥ V <sub>CC</sub> - 0.2V, CE <sub>2</sub> ≤ 0.2V, V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2V or V <sub>IN</sub> ≤ 0.2V	L		1	$\mu$ A
			LL		TBD	
t <sub>CDR</sub> <sup>[5]</sup>	Chip Deselect to Data Retention Time		0			ns
t <sub>R</sub> <sup>[6]</sup>	Operation Recovery Time		t <sub>RC</sub>			ns

**Data Retention Waveform<sup>[7]</sup>**

**Notes:**



- Full device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min.)</sub> > 100  $\mu$ s or stable at V<sub>CC(min.)</sub> > 100  $\mu$ s.
- BHE·BLE is the AND of both BHE and BLE. Chip can be deselected by either disabling the chip enable signals or by disabling both BHE and BLE.

**Switching Characteristics (Over the Operating Range)<sup>[8]</sup>**



Parameter	Description	CY62127DV18-55		Unit
		Min.	Max.	
<b>Read Cycle</b>				
t <sub>RC</sub>	Read Cycle Time	55		ns
t <sub>AA</sub>	Address to Data Valid		55	ns
t <sub>OHA</sub>	Data Hold from Address Change	10		ns
t <sub>ACE</sub>	$\overline{CE}_1$ LOW or CE <sub>2</sub> HIGH to Data Valid		55	ns
t <sub>DOE</sub>	$\overline{OE}$ LOW to Data Valid		25	ns
t <sub>LZOE</sub>	$\overline{OE}$ LOW to Low-Z <sup>[9]</sup>	5		ns
t <sub>HZOE</sub>	$\overline{OE}$ HIGH to High-Z <sup>[9,11]</sup>		20	ns
t <sub>LZCE</sub>	$\overline{CE}_1$ LOW or CE <sub>2</sub> HIGH to Low-Z <sup>[9]</sup>	10		ns
t <sub>HZCE</sub>	CE <sub>1</sub> HIGH or CE <sub>2</sub> LOW to High-Z <sup>[9,11]</sup>		20	ns
t <sub>PU</sub>	$\overline{CE}_1$ LOW or CE <sub>2</sub> HIGH to Power-up	0		ns
t <sub>PD</sub>	CE <sub>1</sub> HIGH or CE <sub>2</sub> LOW to Power-down		55	ns
t <sub>DBE</sub>	$\overline{BLE}/\overline{BHE}$ LOW to Data Valid		55	ns
t <sub>LZBE</sub> <sup>[10]</sup>	$\overline{BLE}/\overline{BHE}$ LOW to Low-Z <sup>[9]</sup>	5		ns
t <sub>HZBE</sub>	$\overline{BLE}/\overline{BHE}$ HIGH to High-Z <sup>[9,11]</sup>		20	ns
<b>Write Cycle<sup>[12]</sup></b>				
t <sub>WC</sub>	Write Cycle Time	55		ns
t <sub>SCE</sub>	$\overline{CE}_1$ LOW or CE <sub>2</sub> HIGH to Write End	45		ns
t <sub>AW</sub>	Address Set-up to Write End	45		ns
t <sub>HA</sub>	Address Hold from Write End	0		ns
t <sub>SA</sub>	Address Set-up to Write Start	0		ns
t <sub>PWE</sub>	$\overline{WE}$ Pulse Width	40		ns
t <sub>BW</sub>	$\overline{BLE}/\overline{BHE}$ LOW to Write End	45		ns
t <sub>SD</sub>	Data Set-up to Write End	25		ns
t <sub>HD</sub>	Data Hold from Write End	0		ns
t <sub>HZWE</sub>	$\overline{WE}$ LOW to High-Z <sup>[9,11]</sup>		20	ns
t <sub>LZWE</sub>	$\overline{WE}$ HIGH to Low-Z <sup>[9]</sup>	10		ns

**Notes:**

8. Test conditions assume signal transition time of 3 ns or less, timing reference levels of  $V_{CC(typ.)}/2$ , input pulse levels of 0 to  $V_{CC(typ.)}$ , and output loading of the specified  $I_{OL}/I_{OH}$  and 30-pF load capacitance.
9. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZBE</sub> is less than t<sub>LZBE</sub>, t<sub>HZOE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device.
10. If both byte enables are toggled together, this value is 10 ns.
11. t<sub>HZOE</sub>, t<sub>HZCE</sub>, t<sub>HZBE</sub>, and t<sub>HZWE</sub> transitions are measured when the outputs enter a high-impedance state.
12. The internal Write time of the memory is defined by the overlap of  $\overline{WE}$ ,  $\overline{CE}_1 = V_{IL}$ ,  $\overline{BHE}$  and/or  $\overline{BLE} = V_{IL}$ , CE<sub>2</sub> = V<sub>IH</sub>. All signals must be ACTIVE to initiate a Write and any of these signals can terminate a Write by going INACTIVE. The data input set-up and hold timing should be referenced to the edge of the signal that terminates the Write.



**Switching Waveforms**
**Read Cycle No. 1 (Address Transition Controlled)<sup>[13, 14]</sup>**

**Read Cycle No. 2 ( $\overline{OE}$  Controlled)<sup>[14, 15]</sup>**

**Notes:**

13. Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}_1 = V_{IL}$ ,  $\overline{BHE}$  and/or  $\overline{BLE} = V_{IL}$ ,  $CE_2 = V_{IH}$ .
14.  $\overline{WE}$  is HIGH for Read cycle.
15. Address valid prior to or coincident with  $\overline{CE}_1$ ,  $\overline{BHE}$ ,  $\overline{BLE}$  transition LOW and  $CE_2$  transition HIGH.

**Switching Waveforms (continued)**
**Write Cycle No. 1 ( $\overline{WE}$  Controlled) [12, 16, 17, 18]**

**Write Cycle No. 2 ( $\overline{CE}_1$  or  $\overline{CE}_2$  Controlled) [12, 16, 17, 18]**

**Notes:**

16. Data I/O is high-impedance if  $\overline{OE} = V_{IH}$ .
17. If  $\overline{CE}_1$  goes HIGH or  $\overline{CE}_2$  goes LOW simultaneously with  $\overline{WE}$  HIGH, the output remains in a high-impedance state.
18. During the DON'T CARE period in the DATA I/O waveform, the I/Os are in output state and input signals should not be applied.



**Switching Waveforms (continued)**
**Write Cycle No. 3 ( $\overline{WE}$  Controlled,  $\overline{OE}$  LOW)<sup>[17, 18]</sup>**

**Write Cycle No. 4 ( $\overline{BHE}/\overline{BLE}$  Controlled,  $\overline{OE}$  LOW)<sup>[17]</sup>**


**Truth Table**

CE <sub>1</sub>	CE <sub>2</sub>	WE	OE	BHE	BLE	Input / Outputs	Mode	Power
H	X	X	X	X	X	High Z	Deselect/Power-down	Standby(I <sub>SB</sub> )
X	L	X	X	X	X	High Z	Deselect/Power-down	Standby(I <sub>SB</sub> )
X	X	X	X	H	H	High Z	Deselect/Power-down	Standby(I <sub>SB</sub> )
L	H	H	L	L	L	Data Out(I/O0–I/O15)	Read	Active(I <sub>CD</sub> )
L	H	H	L	H	L	Data Out(I/O0–I/O7); High Z (I/O8–I/O15)	Read	Active(I <sub>CD</sub> )
L	H	H	L	L	H	High Z (I/O0–I/O7); Data Out(I/O8–I/O15)	Read	Active(I <sub>CD</sub> )
L	H	H	H	L	H	High Z	Output Disabled	Active(I <sub>CD</sub> )
L	H	H	H	H	L	High Z	Output Disabled	Active(I <sub>CD</sub> )
L	H	H	H	L	L	High Z	Output Disabled	Active(I <sub>CD</sub> )
L	H	L	X	L	L	Data In (I/O0–I/O15)	Write	Active(I <sub>CD</sub> )
L	H	L	X	H	L	Data In (I/O0–I/O7); High Z (I/O8–I/O15)	Write	Active(I <sub>CD</sub> )
L	H	L	X	L	H	High Z (I/O0–I/O7); Data In (I/O8–I/O15)	Write	Active(I <sub>CD</sub> )



**Ordering Information**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
55	CY62127DV18L-55BVI	BV48A	48-ball Fine Pitch BGA (6 mm x 8 mm x 1 mm)	Industrial
	CY62127DV18LL-55BVI	BV48A	48-ball Fine Pitch BGA (6 mm x 8 mm x 1 mm)	
	CY62127DV18L-55ZI	Z44	44-lead TSOP Type II	
	CY62127DV18LL-55ZI	Z44	44-lead TSOP Type II	


Package Diagrams

48-ball VFBGA (6 x 8 x 1 mm) BV48A

TOP VIEW




BOTTOM VIEW




51-85150-\*A

44-pin TSOP II Z44



DIMENSION IN MM (INCH)  
MAX  
MIN



TOP VIEW



BOTTOM VIEW



51-85087-A

MoBL is a registered trademark, and MoBL2 and More Battery Life are trademarks of Cypress Semiconductor. All product and company names mentioned in this document are the trademarks of their respective holders.



**Document History Page**

<b>Document Title: CY62127DV18 MoBL2<sup>®</sup> 1M (64K x 16) Static RAM</b> <b>Document Number: 38-05226</b>				
<b>REV.</b>	<b>ECN NO.</b>	<b>Issue Date</b>	<b>Orig. of Change</b>	<b>Description of Change</b>
**	118006	10/01/02	CDY	New Data Sheet