# 64K x 16 Static RAM

#### **Features**

- 2.7V-3.6V operation
- CMOS for optimum speed/power
- Low active power (70 ns)
  - 198 mW (max.) (55 mA)
- Low standby power (70 ns, LL version)
  - 54 μW (max.) (15 μA)
- Automatic power-down when deselected
- Independent control of Upper and Lower Bytes
- Available in 44-pin TSOP II (forward)

#### **Functional Description**


The CY62126V is a high-performance CMOS static RAM organized as 65,536 words by 16 bits. This device has an automatic power-down feature that significantly reduces power consumption by 99% when deselected. The device enters power-down mode when CE is HIGH.

Writing to the device is accomplished by taking chip enable (CE) and write enable (WE) inputs LOW. If byte low enable (BLE) is LOW, then data from I/O pins (I/O<sub>1</sub> through I/O<sub>8</sub>), is written into the location specified on the address pins (An through A<sub>15</sub>). If byte high enable (BHE) is LOW, then data from I/O pins (I/O<sub>9</sub> through I/O<sub>16</sub>) is written into the location specified on the address pins ( $A_0$  through  $A_{15}$ ).


Reading from the device is accomplished by taking chip enable (CE) and output enable (OE) LOW while forcing the write enable (WE) HIGH. If byte low enable (BLE) is LOW, then data from the memory location specified by the address pins will appear on I/O<sub>1</sub> to I/O<sub>8</sub>. If byte high enable (BHE) is LOW, then data from memory will appear on I/O<sub>9</sub> to I/O<sub>16</sub>. See the truth table at the back of this datasheet for a complete description of read and write modes.

The input/output pins (I/O<sub>1</sub> through I/O<sub>16</sub>) are placed in a high-impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), the BHE and BLE are disabled (BHE, BLE HIGH), or during a write operation (CE LOW, and  $\overline{WE}$  LOW).

The CY62126V is available in standard 44-pin TSOP Type II (forward pinout) and mini-BGA packages.







## **Selection Guide**

			62126V-55	62126V-70	Units
Maximum Access Time	55	70	ns		
Maximum Operating Current			55	55	mA
Maximum CMOS Standby Current			0.3	0.3	mA
		L	50	50	μΑ
	Com'l	LL	15	15	μΑ
	Ind'l	LL	30	30	μΑ

Shaded areas contain advance information.

## **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature ......-65°C to +150°C Ambient Temperature with Power Applied ...... –55°C to +125°C Supply Voltage on  $\rm V_{CC}$  to Relative  $\rm GND^{[1]}$  .... –0.5V to +4.6V DC Voltage Applied to Outputs in High Z State  $^{[1]}$ .....-0.5V to  $^{V}$  CC +0.5V DC Input Voltage<sup>[1]</sup>.....-0.5V to V<sub>CC</sub> +0.5V

### Notes:

 $V_{IL}$  (min.) = -2.0V for pulse durations of less than 20 ns.  $T_A$  is the "instant on" case temperature.

Current into Outputs (LOW)	20 mA
Static Discharge Voltage	>2001V
(per MIL-STD-883, Method 3015)	
Latch-Up Current	>200 mA

62126V-3

## **Operating Range**

Н

Range	Ambient Temperature <sup>[2]</sup>	v <sub>cc</sub>		
Commercial	0°C to +70°C	2.7V-3.6V		
Industrial	-40°C to +85°C			




## **Electrical Characteristics** Over the Operating Range

					62126V			
Parameter	Description	Test Conditions				<b>Typ.</b> <sup>[3]</sup>	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -1.0$	2.2			V		
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 2.1	mA				0.4	V
V <sub>IH</sub>	Input HIGH Voltage				2.0		V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Input LOW Voltage <sup>[1]</sup>				-0.3		0.4	V
I <sub>IX</sub>	Input Load Current	$GND \leq V_I \leq V_{CC}$			-1		+1	μΑ
I <sub>OZ</sub>	Output Leakage Current	$\begin{aligned} &\text{GND} \leq \text{V}_{\text{I}} \leq \text{V}_{\text{CC}}, \\ &\text{Output Disabled} \end{aligned}$			-1		+1	μΑ
Icc	V <sub>CC</sub> Operating Supply Current	$V_{CC} = Max.$ $I_{OUT} = 0 \text{ mÅ},$ $f = f_{MAX} = 1/t_{RC}$					55	mA
I <sub>SB1</sub>	Automatic CE Power-Down Current —TTL Inputs	$\begin{aligned} &\text{Max. V}_{CC}, \overline{CE} \geq V_{IH} \\ &V_{IN} \geq V_{IH} \text{ or } \\ &V_{IN} \leq V_{IL},  f = f_{MAX} \end{aligned}$					2	mA
I <sub>SB2</sub>	Automatic CE	Max. V <sub>CC</sub> ,				0.5	0.3	mA
	Power-Down Current —CMOS Inputs	$CE \ge V_{CC} - 0.3V,$ $V_{IN} \ge V_{CC} - 0.3V,$		L		0.5	50	μΑ
		or $V_{IN} \le 0.3V$ , f=0	Com'l	LL		0.5	15	μΑ
			Ind'l	LL		0.5	30	μΑ

# Capacitance<sup>[4]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	9	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 3.3V$	9	pF

#### **AC Test Loads and Waveforms**



#### Notes:

- Typical specifications are the mean values measured over a large sample size across normal production process variations and are taken at nominal conditions ( $T_A = 25^{\circ}C$ ,  $V_{CC}=3.0V$ ). Parameters are guaranteed by design and characterization, and not 100% tested. Tested initially and after any design or process changes that may affect these parameters.



# Switching Characteristics<sup>[5]</sup> Over the Operating Range

		6212	6V-55	62126V-70		
Parameter	Description	Min.	Max.	Min.	Max.	Unit
READ CYCLE		<b>1</b>	•		•	
t <sub>RC</sub>	Read Cycle Time	55		70		ns
t <sub>AA</sub>	Address to Data Valid		55		70	ns
t <sub>OHA</sub>	Data Hold from Address Change	10		10		ns
t <sub>ACE</sub>	CE LOW to Data Valid		55		70	ns
t <sub>DOE</sub>	OE LOW to Data Valid		25		35	ns
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[7]</sup>	5		5		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[6, 7]</sup>		20		25	ns
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[7]</sup>	10		10		ns
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[6, 7]</sup>		20		25	ns
t <sub>PU</sub>	CE LOW to Power-Up	0		0		ns
t <sub>PD</sub>	CE HIGH to Power-Down		55		70	ns
t <sub>DBE</sub>	Byte Enable to Data Valid		25		35	ns
t <sub>LZBE</sub>	Byte Enable to LOW Z <sup>[7]</sup>	5		5		ns
t <sub>HZBE</sub>	Byte Disable to HIGH Z <sup>[6,7]</sup>		20		25	ns
WRITE CYCLI	<b>E</b> [8]		•	•	•	
t <sub>WC</sub>	Write Cycle Time	55		70		ns
t <sub>SCE</sub>	CE LOW to Write End	45		60		ns
t <sub>AW</sub>	Address Set-Up to Write End	45		60		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		0		ns
t <sub>PWE</sub>	WE Pulse Width	40		50		ns
t <sub>SD</sub>	Data Set-Up to Write End	25		30		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		ns
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[7]</sup>	5		5		ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[6,7]</sup>		25		25	ns
t <sub>BW</sub>	Byte Enable to End of Write	45		60		ns

Shaded areas contain advance information.

#### Note:

<sup>5.</sup> Test conditions assume signal transition time of 5ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 30pF load capacitance.

t<sub>HZOE</sub>, t<sub>HZWE</sub>, and t<sub>HZBE</sub> are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage.
 At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZOE</sub>, t<sub>HZOE</sub> is less than t<sub>LZOE</sub>, t<sub>HZWE</sub> is less than t<sub>LZWE</sub>, and t<sub>HZBE</sub> is less than t<sub>LZBE</sub>, for any given device.


<sup>8.</sup> The internal write time of the memory is defined by the overlap of  $\overline{\text{CE}}$  LOW and  $\overline{\text{WE}}$  LOW.  $\overline{\text{CE}}$  and  $\overline{\text{WE}}$  must be LOW to initiate a write, and the transition of any of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write. Refer to truth table for further conditions from  $\overline{\text{BHE}}$  and  $\overline{\text{BLE}}$ .

## Data Retention Characteristics (Over the Operating Range for "L" and "LL" version only)

**PRELIMINARY** 


Parameter	Description			Conditions <sup>[9]</sup>	Min.	Тур	Max.	Unit
$V_{DR}$	V <sub>CC</sub> for Data Retention				2.0		3.6	V
I <sub>CCDR</sub>	Data Retention Current		L	$V_{CC} = V_{DR} = 3.0 \text{ V},$		0.5	50	μΑ
		Com'l	LL	$CE \ge V_{CC} - 0.3V$ ,		0.5	15	μΑ
		Ind'l	LL	$ \begin{array}{l} V_{CC} = V_{DR} = 3.0 \text{V}, \\ \overline{CE} \geq V_{CC} - 0.3 \text{V}, \\ V_{IN} \geq V_{CC} - 0.3 \text{V or}, \\ V_{IN} \leq 0.3 \text{V} \end{array} $		0.5	30	μΑ
t <sub>CDR</sub> <sup>[4]</sup>	Chip Deselect to Data Retention Time				0			ns
t <sub>R</sub>	Operation Recovery Time				t <sub>RC</sub>			ns

## **Data Retention Waveform**




# **Switching Waveforms**

# Read Cycle No.1<sup>[10,11]</sup>



# Read Cycle No. 2 (OE Controlled)[11,12,13]




#### Notes:

- No input may exceed V<sub>CC</sub> + 0.3V.
   Device is continuously selected. OE, CE, BHE, BLE = V<sub>IL</sub>.
   WE is HIGH for read cycle.
   Address valid prior to or coincident with CE transition LOW.
   Data I/O is high impedance if OE = V<sub>IH</sub> or BHE and BLE = V<sub>IH</sub>.




# Switching Waveforms (continued)

# Write Cycle No. 1 (CE Controlled)[13,14]



# Write Cycle No. 2 (WE Controlled, OE HIGH During Write)[13,14]




- 14. If CE, BHE, or BLE go HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.

  15. During this period the I/Os are in the output state and input signals should not be applied.



# Switching Waveforms (continued)

Write Cycle No.3 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  LOW)[13,14]



# **Truth Table**

CE	OE	WE	BLE	BHE	I/O <sub>1</sub> -I/O <sub>8</sub>	I/O <sub>9</sub> -I/O <sub>16</sub>	Mode	Power
Н	Х	Χ	Χ	Х	High Z	High Z	Power Down	Standby (I <sub>SB</sub> )
L	L	Н	L	L	Data Out	Data Out	Read All bits	Active (I <sub>CC</sub> )
L	L	Н	L	Н	Data Out	High Z	Read Lower bits only	Active (I <sub>CC</sub> )
L	L	Н	Н	L	High Z	Data Out	Read Upper bits only	Active (I <sub>CC</sub> )
L	Х	L	L	L	Data In	Data In	Write All bits	Active (I <sub>CC</sub> )
L	Χ	L	L	Н	Data In	High Z	Write Lower bits only	Active (I <sub>CC</sub> )
L	Х	L	Н	L	High Z	Data In	Write Upper bits only	Active (I <sub>CC</sub> )
L	Н	Н	Χ	Χ	High Z	High Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )



# **Ordering Information**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
55	CY62126V-55ZC	Z44	44-Lead TSOP II	Commercial
	CY62126VL-55ZC	Z44	44-Lead TSOP II	1
	CY62126VLL-55ZC	Z44	44-Lead TSOP II	1
	CY62126VLL-55ZI	Z44	44-Lead TSOP II	Industrial
55	CY62126V-55BAC	BA48	48-ball mini Ball Grid Array (7.00 mm x 7.00 mm)	Commercial
	CY62126VL-55BAC	BA48	48-ball mini Ball Grid Array (7.00 mm x 7.00 mm)	1
	CY62126VLL-55BAC	BA48	48-ball mini Ball Grid Array (7.00 mm x 7.00 mm)	1
	CY62126VLL-55BAI	BA48	48-ball mini Ball Grid Array (7.00 mm x 7.00 mm)	Industrial
70	CY62126V-70ZC	Z44	44-Lead TSOP II	Commercial
	CY62126VL-70ZC	Z44	44-Lead TSOP II	1
	CY62126VLL-70ZC	Z44	44-Lead TSOP II	1
	CY62126VLL-70ZI	Z44	44-Lead TSOP II	Industrial
70	CY62126V-70BAC	BA48	48-ball mini Ball Grid Array (7.00 mm x 7.00 mm)	Commercial
	CY62126VL-70BAC	BA48	48-ball mini Ball Grid Array (7.00 mm x 7.00 mm)	1
	CY62126VLL-70BAC	BA48	48-ball mini Ball Grid Array (7.00 mm x 7.00 mm)	1
	CY62126VLL-70BAI	BA48	48-ball mini Ball Grid Array (7.00 mm x 7.00 mm)	Industrial

Shaded area contains advanced information.

Document #: 38-00584

## **Package Diagrams**


#### 44-Pin TSOP II Z44


DIMENSION IN MM (INCH)


MAX


NIN

LEAD COPLANARITY 0.004 INCHES.














# Package Diagrams (continued)

#### 48-Ball (7.00 mm x 7.00 mm) Mini Ball Grid Array BA48







<sup>©</sup> Cypress Semiconductor Corporation, 1998. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfurnion or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges.