

# **CML Semiconductor Products**

**PRODUCT INFORMATION** 


# FX429 Band III FFSK Modem for Trunked Radio Systems

Publication D/429/6 July 1994

### Features/Applications

- Band III and General Purpose Trunked Radio Applications
- Full-Duplex 1200 Baud Operation
- High IntelligenceError Checking in Receive
- Error Check Word Generation

- Frame SYNC and SYNT Detection
- Preamble Generation
- μProcessor Compatible Interface
- Carrier Detection On-Chip
- Low Power Consumption
- General Purpose Timer



# **Brief Description**

The FX429 is a single-chip CMOS 1200 baud FFSK Modem, designed primarily for use in trunked radio systems but may also be employed in other general purpose radio or line data communication applications.

The device has been designed to conform to the UK Band III trunked radio protocols MPT 1317/1327.

The FX429 is full duplex at 1200 baud and includes an 8-bit parallel microprocessor interface and a programmable timer which may be set for interrupt periods of 8 to 120 bits.

Preamble and an error-check word are automatically generated in the transmit mode.

Error checking is performed and the 16-bit SYNC or SYNT words are detected in the receive mode.

An on-chip Xtal/clock generator requiring an external 4.032MHz Xtal or clock input provides all microcircuit filter sampling clocks and modem timings whilst also supplying a "Clock + 4" output (1.008MHz).

The FX429, which has a powersaving facility, requires a single 5-volt power supply and is available in both cerdip DIL and plastic SMD packages.

#### Pin Number **Function** DIL FX429J FX429LG/LS 1 1 $V_{\text{mas}}$ : The internal circuitry bias line, held at $V_{\text{DD}}/2$ this pin must be decoupled to $V_{\text{ss}}$ by capacitor $C_4$ , see Figure 3. **Warning Note** – In order to reduce current consumption, the potential at this pin is lowered to $V_{ss}$ when both Tx and Rx are disabled. 2 2 Transmit Output: The 1200 baud, 1200Hz/1800Hz FFSK Tx output. When not enabled by the Control Register (D<sub>o</sub>) its output impedance is set high. 3 Receiver Input: The 1200 baud received FFSK signal input. The 1200Hz/1800Hz audio to this pin must be a.c. coupled via capacitor C<sub>3</sub>, see Figure 3. 5 5 $V_{pp}$ : Positive Supply. A single +5V regulated supply is required. It is recommended that this power rail be decoupled to V<sub>ss</sub> by capacitor C<sub>s</sub>, see Figure 3. Carrier Detect Time Constant: The on-chip Carrier Detect integration function requires two 6 external components on this pin. A capacitor, $C_s$ , to $V_{ss}$ , together with a resistor, $R_2$ , to $V_{do}$ . See 7 7 Xtal/Clock: The input to the clock oscillator inverter. A 4.032 MHz Xtal or externally derived clock pulse input should be connected here. See Figure 3. 8 R Xtal: The output of the 4.032 MHz clock oscillator. $D_0$ : Microprocessor Data Interface D. : 10 10 $D_2$ : 11 11 D,: 12 12 These 8 lines are used by the device to communicate with a microprocessor 13 $\mathbf{D}_{\!\scriptscriptstyle{4}}$ : 13 with the $A_2$ , $A_0$ and $A_1$ inputs determining register selection. $\mathbf{D_s}$ : 14 14 $\mathbf{D_6}$ : 15 15 16 16 D,: 17 17 A,: Register Selection. These inputs, with the A, input, select the required register to 18 18 the data bus as shown in Table 1 (below). Register Control Status Table 1 Rx Data Tx Data Syndrome Low 0 Syndrome High 19 19 Strobe: Performs the dual functions of selecting the device for Read or Write and strobing data in or out. It should be generated by gating high-order address bits with a read/write clock. The FX429 is selected when Strobe = logic "0." See Figure 5. 20 20 ${\bf A_2}$ : Used in conjunction with ${\bf A_1}$ and ${\bf A_0}$ to determine which internal registers are connected to the data interface pins $(D_0 - D_7)$ during Strobe (see Table 1 and Figure 5). 21 21 IRQ: Interrupt Request. This line will go to a logic '0' when an interrupt occurs. This output can be "wire OR'd" with other active low components (100k $\Omega$ pullup to $V_{DD}$ ). The conditions that cause the interrupts are indicated at the Status Register and are as follows: Timer Expired Rx Data Ready Tx Data Ready Tx Idle Rx SYNC Detect Rx SYNT Detect 23 22 V<sub>ss</sub>: Negative Supply (GND). 24 23 Clock + 4: A 1.008 MHz (X1 + 4) clock is available at this output for external circuit use, note the source impedance and source current limits.

These pins are not connected internally, leave open circuit.

1

1

1

1

0

3, 24

4, 22

# Modems in Mobile Data Signalling ..... An Introduction

#### **Digital Code Format**

The recommended Digital Code Format for use over Land Mobile Radio Systems is detailed in the Department of Trade and Industry, Radio Regulatory Division's publications MPT 1317 and MPT 1327, and is as described briefly below.

Preamble For bit sync.		SYNC or SYNT		
For bit sync. 10101010 bit reversals Minimum 16 bits, ending in logic'0'		SYNC Word 1100010011010111 SYNT Word 0011101100101000	Address Code Word 64 Bits	Optional Data Code Words
			<b>\undersigned</b>	
-	Address Code	Word Structure	(Bit	number 1 is transmitted firs
Bit No.	Address Code	Word Structure 2 to 8	<b>↓</b> (Bit 9 to 48	number 1 is transmitted firs
-	Address Code			

#### Operation

The FX429 can be used for Full-Duplex operation with the host microprocessor only having to operate on the data whilst the modern (FX429) handles all other signalling routines and requirements.

In the Tx mode the FX429 will :-

- Internally generate and transmit a preamble bit reversals, for system bit synchronization.
- (2) Accept from the host, and transmit, a 16-bit 'SYNC' or 'SYNT' word.
- (3) Accept from the host, and transmit, 6 bytes of data (Address Code Word).
- (a) Upon a software command, internally calculate and transmit a 2-byte checksum based on the previous 6 data bytes. — or –
- (b) Upon a software command, disable internal checksum generation and allow continuous data transmission.
- Transmit 1 'hang bit' and go idle when all loaded data traffic has been sent (followed by a "Tx idle" interrupt).

In the Rx mode the FX429 will :-

- (1) Detect and achieve bit synchronization within 16 bits.
- (2) Search for and detect the 16-bit 'SYNC'/'SYNT' word.
- (3) Output all received data after 'SYNC/SYNT,' in byte form.
- (4) Upon a software command (Rx Message Format), use the received checksum to calculate the presence (if any) of errors, and advise the host with an interrupt and a 16-bit Syndrome word.

Note – In Rx a software command is used to determine whether a 'SYNC'/'SYNT' word is required after every 8 (6 data + 2 checksum) received bytes, or "data" is received continually.

Normally the 'SYNC' word is used on the Control data channel and the 'SYNT' word is used on the Traffic data channel.

#### Non MPT Application - Full-Duplex

The functions described in this section, to allow the FX429 modern to operate as a general purpose device, are obtained using the commands and indications detailed in the "Register Instructions" pages.

**Tx** — When enabled the device transmits a "101010......10" preamble until data for transmission is loaded by the host microprocessor.

Transmits 6 bytes of the loaded data followed by a 2-byte checksum based on that data. As long as Tx data is loaded the transmitter will transmit, the 2-byte checksum being produced after every 6 bytes (8 byte packages). Automatic checksum generation can be inhibited by a software command to allow transmission of continuous data streams.

Rx – When enabled requires the16-bit SYNC or SYNT word (see notes) before outputting data bytes. The modem receiver will then output continuous bytes of data, after every 6 bytes received a 2-byte checksum word will be output and can be ignored or used for error checking.

**Control Register** 

 $A_1 = 1$ 

 $A_n = 1$ 

 $A_2 = 0$ 

**Write Only** 

The Control Register, when selected, directs the modem's operation as described below.

Bit	Description	Function			Set = log	ic '1' (High) Clear	r = logic	: '0' (Low)		
Bit 0 D <sub>o</sub>	Tx Enable *	Set $-D_0$ enables the transmitter for operation. A '0 $-$ 1' transition causes bit synchronization and the start of 101010 preamble pattern transmission. At least one byte of preamble will be transmitted. If data is loaded into the Tx Data Buffer before one byte has been sent then that data will follow, otherwise whole bytes of preamble will continue until data is loaded. Clear $-$ The Transmitter Output pin is set to a high impedance and no transmitter interrupts are produced.								
Bit 1 D <sub>1</sub>	Tx Parity Enable	modem. A '0 – Tx Data Buffer loaded until thi after the last o occurs before cease after on No checksum	1' tran into the is bit is f each 6 bytes e 'hanc will be ecksun	sition s cleared 6 bytes s have t g' bit ha transmi n gener	tarts che ata Regis d. The tra have be been load s been s itted. ation is c	nat 2-byte checks cksum generation ster. Checksum generation generation generation sent. If an under checksum generat and Bit 4 in the arried out and the	on the eneration the generation (neeration eneration ene	next six bytes on continues for nerated check to more data less will abort, the Register (Tx	s loaded from the or every 6 bytes (sum (2 bytes) paded) condition transmission will ldle) will be set.	
Blt 2 D <sub>2</sub>	Rx Enable *	interrupts) unti	l a 'SY	NC' or '	SYNT' w	ration. No data is over the country of the country	receive	ed bit stream.		
Bit 3 D <sub>3</sub>	Rx Message Format	way the receiv	er hand and w ceiver	dles the ill start ( will sto	followin error che p data tra	cking accordingly.	the rec	eiver will assu	to control the me that the next 6 bytes until another	
Bit 4	Timer LSB	These four b			timer as	ollows :-				
D <sub>4</sub>		D <sub>7</sub> 0 0 0	D 6 0 0	D <sub>5</sub> 0 0	D 4 0 1			nd disable timerrupt every -	8 bits	
Bit 5 D <sub>5</sub>	Timer	0 0 0	0 1 1	1 0 0 1	0 1 0 1 0	09 09 09	99 99 99	11 11 12	16 bits 24 bits 32 bits 40 bits 48 bits	
Bit 6	Timer	0 1 1 1	1 0 0	1 0 0 1	1 0 1 0	# # # # # # # # # # # # # # # # # # #	99 99 99	# # #	56 bits 64 bits 72 bits 80 bits	
D <sub>6</sub>		1 1 1	0 1 1 1	1 0 0 1 1	1 0 1 0	77 97 98	** ** ** ** ** **	"" 10 10 10 10 10 10	88 bits 96 bits 104 bits 112 bits 120 bits	
Bit 7 D,	Timer MSB	then the ne	ext time	ue is wr er period	d will be	nese inputs within correct without firs d then set to the r	t having	to reset the	ast timer interrupt	
* Note Enabl	- Ing Times		bit pen	iods. If	one secti	(receiver or trans on (receiver or tra			ctions are initially enabled this time is	
Tx En	able	If using the int preamble leng after a Tx Ena (a) Detecting t Tx data at	ernal T th, the ble cor hat the this tim	x Prear device mmand. Timer ne. or,	mble gen may occ User so interrupt	ftware should han Status Bit is not s	a Tx Da dle this et and t	ata Ready inte occurrence by hat it is not ap	errupt immediately y either: opropriate to load	
		loading a b	yte of	preamb	le. This i	ely after Tx enable esets any interrup bytes loaded.			mble transmitted is	

Status Register

A, = 1

 $A_0 = 1$ 

A<sub>2</sub> = 1

**Read Only** 

When an interrupt is generated the IRQ Output goes Low with the Status Register bits indicating the sources of the interrupt.

Bit	Description	Function Set	= logic '1' (High) Clear = logic '0' (Low)						
Bit 0 D <sub>o</sub>	Rx Data Ready	$\mathbf{D_0}$ when set, causes an interrupt indicating that received data is ready to be read from the Rx Data Buffer. This data must be read within 8 bit periods.							
Ū		Set – when a byte of data is loaded into the Rx Data Buffer, if a frame (SYNC/SYNT) word has been received.							
		Bit and Interrupt Cleared – Data Buffer or	<ul><li>(i) by a read of the Status Register followed by a read of the Rx</li><li>(ii) by Rx Enable going Low.</li></ul>						
Bit 1 Rx Checksum D, True			error checking on the previous 6 bytes agreed with the received is valid when the Rx Data Ready bit (D <sub>0</sub> ) is set for the second bytes not cause an interrupt.						
		Set - by a correct comparison by	between the received and generated checksums. e Status Register followed by a read of the Rx Data Buffer,						
Bit 2 D <sub>2</sub>	Rx Carrier Detect	an interrupt. When FFSK tones	from the modem receiver's carrier detect circuit and does not causare present at the receiver input this bit goes High, for no FFSK he Rx Enable bit ( ${\rm D_2}-$ Control Register) is Low Rx Carrier Detect						
Bit 3 D,	Tx Data Ready	Buffer within 8 bit periods.  Set – (i) when the contents of	to indicate that a byte of data should be written to the Tx Data the Tx Data Buffer are transferred to the Tx Data Register,						
		• •	s set – No interrupt is generated in this case. the Status Register followed by a write to the Tx Data Buffer, or read of the Status Register,						
		or (ii) by T	c Enable going Low.						
Bit 4 D <sub>4</sub>	Tx idle	D <sub>4</sub> causes an interrupt when se transmitted.	t, to indicate that all loaded data and one 'hang' bit have been						
•		loaded data" depending upon the Bit Cleared — (i) by a write to	st byte is transmitted. This last byte could be either "checksum" or ne Tx Parity Enable state (Control Register $D_1$ ). the Tx Data Buffer, or (ii) by Tx Enable going Low. read of the Status Register, or (ii) by Tx Enable going Low.						
Bit 5	Timer Interrupt	Register D <sub>4</sub> — D <sub>7</sub> ).	pt to indicate that the set timer period has expired. (Control						
		Set – by the timer.  Bit and Interrupt Cleared – by	a read of the Status Register.						
Bit 6 D <sub>6</sub>	Rx SYNC Detect *	D <sub>e</sub> , when set, causes an interru been detected in the received b Set – on receipt of the 16th bit							
		Bit and Interrupt Cleared – or	(i) By a read of the Status Register, (ii) by Rx Enable going Low.						
Bit 7 D,	Rx SYNT Detect *	D <sub>7</sub> , when set, causes an interrubeen detected in the received to Set – on receipt of the 16th bit.							
		Bit and Interrupt Cleared – or	(i) By a read of the Status Register, (ii) by Rx Enable going Low.						
* Note	•-	'SYNC' and 'SYNT' Detection is	s disabled whilst the checksum checker is running.						

Rx Data Buffer	$A_1 = 1$	$A_0 = 0$	<b>A</b> <sub>2</sub> = 1	Read Only

These 8 bits are the last byte of data received with bit 7 being received first. Note the relative positions of the MSB and LSB presented in this bit stream, the position may be different to the convention used in other µProcessor peripherals.

D <sub>o</sub>	D,	D <sub>2</sub>	D <sub>3</sub>	D <sub>4</sub>	D <sub>5</sub>	D <sub>6</sub>	D,
LSB	•	-	-	-	-	-	MSB

Tx Data Buffer	A = 1	A. = 0	A. = 0	Write Only
. A Data Dailo	A <sub>1</sub> = 1	~ <sub>0</sub> ~ 0	~ <sub>2</sub> = 0	Wille Olliy

These 8 bits loaded to the Tx Data Buffer are the next byte of data that will be transmitted, with bit 7 being transmitted first. Note the relative positions of the MSB and LSB presented in this bit stream, the position may be different to the convention used in other  $\mu$ Processor peripherals. If the the Tx Parity Enable bit

(Control Register D, ) is set, a 2-byte checksum will be inserted and transmitted by the modern after every 6 transmitted "message" bytes.

D <sub>o</sub>	D,	D <sub>2</sub>	D <sub>3</sub>	D <sub>4</sub>	D <sub>5</sub>	D <sub>6</sub>	D,
LSB	-	-	-	-	•	-	MSB

# The Syndrome Word

This 16-bit word (both Low and High bytes) may be used to correct errors.


Bits  $S_1$  to  $S_{15}$  are the 15 bits remaining in the polynomial divider of the checksum checker at the end of 6 bytes of "received message." For a <u>correct</u> message all 15 bits  $(S_1$  to  $S_{15}$ ) will be zero.

The 2 Syndrome bytes are valid when the Rx Data Ready bit (Status Register D<sub>0</sub>) is set for the second byte of the receivedchecksum and should be read, if required, before 8 byte periods.

Syndrome Low Byte		A, = 0	A <sub>0</sub> =	0	A <sub>2</sub> = 1	Rea	d Only	
	D <sub>o</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>4</sub>	D <sub>5</sub>	D <sub>6</sub>	D,
	S1	S2	<b>S</b> 3	S4	S5	S6	S7	S8


Syndrome High Byte		A <sub>1</sub> = 0	<b>A</b> <sub>0</sub> = 1	A	u <sub>2</sub> = 1	Re	ad Only
D <sub>o</sub>	D <sub>1</sub>	D <sub>2</sub>	$D_3$	D <sub>4</sub>	D <sub>5</sub>	D <sub>6</sub>	D,
S9	S10	S11	S12	S13	S14	S15	PARITY

**D**<sub>7</sub> – This is a "Parity Error Bit" – Indicating an error between the received parity bit and the parity bit internally generated from the incoming message. Thus for a correctly received message all 16 bits of the Syndrome Word (S<sub>1</sub> to S<sub>15</sub> and Parity Error) will be zero.





#### **Carrier Detect Time Constant**


The value of the Carrier Detect capacitor,  $C_{\rm s, r}$  determines the carrier detect time constant. A long time constant (larger value  $C_{\rm s, l}$ ), results in improved noise immunity but increased response time.  $C_{\rm s}$  may be varied to optimise noise immunity/ reponse time.




# **Timing Information**








# **Basic Power-Up Software**



**Basic Software Interrupt Flow** 



#### **Specification**

#### **Absolute Maximum Ratings**

Exceeding the maximum rating can result in device damage. Operation of the device outside the operating limits is not implied.

Supply voltage

Input voltage at any pin (ref V<sub>SS</sub> = 0V)

Sink/source current (supply pins)

(other pins)

Total device dissipation @ T<sub>AMB</sub> 25°C

Operating temperature range: FX429J

FX429LG/LS

Storage temperature range: FX429J

FX429LG/LS

-0.3 to 7.0V

-0.3 to  $(V_{DD} + 0.3V)$ 

+/- 30mA

+/- 20mA

800mW Max.

10mW/°C

-30°C to +85°C (ceramic)

-30°C to +70°C (plastic)

-55°C to +125°C (ceramic)

-40°C to +85°C (plastic)

#### **Operating Limits**

All characteristics are measured using the following parameters unless otherwise specified:  $V_{DD}$  = 5.0V,  $T_{AMB}$  = 25°C. Xtal/Clock  $f_0$  = 4.032 MHz. Audio level 0dB ref: = 300mV rms.

Bit Rate Bandwidth = 1200Hz.

Characteristics	See Note	Min.	Тур.	Max.	Unit
Static Values					
Supply Voltage		4.5	_	5.5	V
Supply Current Ranges					•
Rx and Tx Enabled		_	_	7.0	mA
Rx Enabled, Tx Disabled		_	4.0	6.0	mA
Rx Disabled, Tx Enabled		_	_	7.0	mA
Rx and Tx Disabled	10	_	1.5	2.5	mA
Dynamic Values					
Modem Internal Delay		_	1.5	_	ms
Interface Levels					
Output Logic '1' Source Current	2	_	-	120	μА
Output Logic '0' Sink Current	3	_	_	360	μA
Three State Output Leakage Current		_	_	4.0	μ <b>A</b>
D <sub>o</sub> – D <sub>7</sub> Data In/Out	1				•
Logic '1' Level		3.5	_	_	V
Logic '0' Level		_	_	1.5	V
A <sub>1</sub> , A <sub>0</sub> , A <sub>2</sub> , STROBE, IRQ	4				
Logic '1' Level		4.0	_	_	٧
Logic '0' Level		_	_	1.0	V
Analogue Impedances					
Rx Input		100	_	_	kΩ
Tx Output (Enabled)		_	10	_	kΩ
Tx Output (Disabled)		_	5	•	$M\Omega$
On-Chip Xtal Oscillator					
R <sub>IN</sub>		10	-	-	$M\Omega$
R <sub>out</sub>	5	5.0	-	15	kΩ
Oscillator Gain		_	15	_	dB
Xtal frequency		-	4.032	_	MHz
Timing — (Fig. 5)					
Access Time – (t <sub>ACS</sub> )		_	_	135	ns
Address Hold Time - (t <sub>AH</sub> )		0	_	-	ns
Address Set-up Time - (t <sub>AS</sub> )		0	_	_	ns
Data Hold Time (Write) - (t <sub>DHW</sub> )		85	_	_	ns
Data Set-up Time (Write) - (t <sub>DS</sub> )		0	-	-	ns
Output Hold Time (Read) $- (t_{OHR})$		15	_	105	ns
Strobe Time – (t <sub>st</sub> )		140	_	_	ns

#### Specification .....

Characteristics	See Note	Min.	Тур.	Max.	Unit
Dynamic Values					
Receiver					
Signal Input Levels	6	<del>9</del> .0	-2.0	+10.5	dB
Bit Error Rate	7				
@ 12dB Signal/Noise Ratio		_	7.0	_	10-4
@ 20dB Signal/Noise Ratio		-	1.0	-	10⁻8
Synchronization @ 12dB Signal/Noise Ratio	8				
Probability of Bit16 being correct		_	99.5	_	%
Carrier Detect Response Time	8	-	13.0	-	ms
Transmitter					
Output Level		_	8.25	_	dB
Output Level Variation		-1.0	_	+1.0	dB
Output Distortion		_	3.0	5.0	%
3rd Harmonic Distortion		_	2.0	3.0	%
Logic '1' Frequency	9		1200	_	Hz
Logic '0' Frequency	9	-	1800	_	Hz
Isochronous Distortion					
1200Hz – 1800Hz		_	25	40	μs
1800Hz 1200Hz			20	40	μs

#### **Notes**

- 1. With each data line loaded as, C = 50pf and R = 10k $\Omega$ .
- 2.  $V_{OUT} = 4.6V$ .
- 3.  $V_{OUT} = 0.4V$
- 4. Sink/Source currents ≤ 0.1mA.
- 5. Both Xtal and Xtal + 4 Outputs.
- 6. With 50dB Signal/Noise Ratio.
- 7. See Figure 3, Bit Error Rate.
- 8. This Response Time is measured using a 10101010101....01 pattern input signal at a level of 230mV rms (-2.3dB) with no noise.
- 9. Dependent upon Xtal tolerance.
- 10. Powersave is only active when both Rx and Tx functions are disabled.

#### **Checksum Generation and Checking**

**Generation** – The checksum generator takes the 48 bits from the 6 bytes loaded into the Tx Data Buffer and divides them modulo–2, by the generating polynomial;-

$$X^{15} + X^{14} + X^{13} + X^{11} + X^4 + X^2 + 1$$

It then takes the 15-bit remainder from the polynomial divider, inverts the last bit and appends an EVEN parity bit generated from the initial 48 bits and the 15 bit remainder (with the last bit inverted).

This 16-bit word is used as the "Checksum."

Checking - The checksum checker does two things:

It takes the first 63 bits of a received message, inverts bit 63, and divides them modulo-2, by the generating polynomial;

$$X^{15} + X^{14} + X^{13} + X^{11} + X^4 + X^2 + 1$$

The 15 bits remaining in the polynomial divider are checked for all zero.

Secondly, it generates an EVEN parity bit from the first 63 bits of a received message and compares this bit with the received parity bit (bit 64).

If the 15 bits in the polynomial divider are all zero, and the two parity bits are equal, then the Rx Checksum True bit (SR D<sub>1</sub>) bit is set.

#### **Package Outlines**

The FX429 is available in the package styles outlined below. Mechanical package diagrams and specifications are detailed in Section 10 of this document. Pin 1 identification marking is shown on the relevant diagram and pins on all package styles number anti-clockwise when viewed from the top.


**FX429J** 24-pin cerdip DIL


(J4)

# **Handling Precautions**

The FX429 is a CMOS LSI circuit which includes input protection. However precautions should be taken to prevent static discharges which may cause damage.

**FX429LG** 24-pin quad plastic encapsulated bent and cropped (L1)





FX429LS 24-lead plastic leaded chip carrier (L2

# **Ordering Information**

FX429J 24-pin cerdip DIL (J4)


FX429LG 24-pin quad plastic

encapsulated bent and cropped

(L1)

**FX429LS** 24-lead plastic leaded chip

carrier (L2)



CML does not assume any responsibility for the use of any circuitry described. No circuit patent licences are implied and CML reserves the right at any time without notice to change the said circuitry.



#### **CML Product Data**

In the process of creating a more global image, the three standard product semiconductor companies of CML Microsystems Plc (Consumer Microcircuits Limited (UK), MX-COM, Inc. (USA) and CML Microcircuits (Singapore) Pte Ltd) have undergone name changes and, whilst maintaining their separate new names (CML Microcircuits (UK) Ltd, CML Microcircuits (USA) Inc and CML Microcircuits (Singapore) Pte Ltd), now operate under the single title CML Microcircuits.

These companies are all 100% owned operating companies of the CML Microsystems Plc Group and these changes are purely changes of name and do not change any underlying legal entities and hence will have no effect on any agreements or contacts currently in force.

#### **CML Microcircuits Product Prefix Codes**

Until the latter part of 1996, the differentiator between products manufactured and sold from MXCOM, Inc. and Consumer Microcircuits Limited were denoted by the prefixes MX and FX respectively. These products use the same silicon etc. and today still carry the same prefixes. In the latter part of 1996, both companies adopted the common prefix: CMX.


This notification is relevant product information to which it is attached.

Company contact information is as below:



COMMUNICATION SEMICONDUCTORS

Oval Park, Langford, Maldon, Essex, CM9 6WG, England Tel: +44 (0)1621 875500 Fax: +44 (0)1621 875600 uk.sales@cmlmicro.com www.cmlmicro.com



4800 Bethania Station Road. Winston-Salem, NC 27105, USA Tel: +1 336 744 5050,

0800 638 5577 Fax: +1 336 744 5054 us.sales@cmlmicro.com www.cmlmicro.com



No 2 Kallang Pudding Road, 09-05/ 06 Mactech Industrial Building, Singapore 349307

Tel: +65 7450426 Fax: +65 7452917 sg.sales@cmlmicro.com www.cmlmicro.com

D/CML (D)/1 February 2002