

PLL frequency synthesizer for tuners

BU2616F

BU2616F PLL frequency synthesizers work up through the FM band.

Featuring low power dissipation and highly sensitive built-in RF amps, they detect intermediate frequencies.

● Applications

Tuners (Mini components, radio cassette players, radio equipment, etc.)

● Features

- 1) Built-in high-speed prescaler can divide 130MHzVCO.
- 2) Low current dissipation (during operation: 6mA PLL OFF: 1mA)
- 3) In addition to the standard FM and AM, also offers the following 7 frequencies: 25kHz, 12.5kHz, 6.25kHz, 10kHz, 9kHz, 5kHz, and 1kHz.
- 4) SD (station detector) input circuit.
- 5) Intermediate frequency detection circuit
- 6) Charge pump output control circuit
- 7) Four output ports (Nch open drain).
- 8) Serial data input (CE, CK, DA)

● Absolute maximum ratings ($T_a = 25^\circ\text{C}$)


Parameter	Symbol	Limits	Unit	Conditions
Power supply voltage	V_{DD}	$-0.3 \sim +7.0$	V	V_{DD}
Maximum input voltage 1	V_{IN1}	$-0.3 \sim +7.0$	V	CE, CK, DA, SD
Maximum input voltage 2	V_{IN2}	$-0.3 \sim V_{DD} + 0.3$	V	XIN, FMIN, AMIN, IFIN
Maximum output voltage 1	V_{OUT1}	$-0.3 \sim +10.0$	V	P_0, P_1, P_2, P_3, DO
Maximum output voltage 2	V_{OUT2}	$-0.3 \sim V_{DD} + 0.3$	V	$PD_1, PD_2, XOUT$
Maximum output current	I_{OUT}	$0 \sim +3.0$	mA	P_0, P_1, P_2, P_3, DO
Power dissipation	P_d	450*	mW	
Operating temperature	T_{OPR}	$-10 \sim +75$	°C	
Storage temperature	T_{STG}	$-55 \sim +125$	°C	

* Reduced by 4.5mW for each increase in T_a of 1°C over 25°C .

● Recommended operating conditions ($T_a = 25^\circ\text{C}$)

Parameter	Symbol	Limits	Unit
Power supply voltage	V_{DD}	$4.0 \sim 6.0$	V

● Block diagram




● Pin descriptions

Pin No.	Symbol	Pin name	Function	I/O
1	XOUT		For generation of standard frequency and internal clock. Connected to 7.2 MHz crystal resonator.	OUT
2	XIN	Crystal oscillation		IN
3	CE	Chip enable		
4	DA	Serial data	When CE is H, DA is synchronous with the rise of CK and read to the internal shift register. DA is then latched at the timing of the fall of CE. Also, output data is output from the DO terminal synchronous to the rise of CK.	IN
5	CK	Clock signal		
6	DO	Data out	Comes ON during IF frequency detection or SD detection.	Nch open drain
7	SD	SD input	SD signal is input. Observed by DO terminal.	
8	IFIN	IF input	Input is for IF frequency.	IN
9	P3			
10	P0	Output port	Controlled on the basis of input data.	Nch open drain
11	P1			
12	P2			
13	AMIN	AM input	Local input for AM	IN
14	FMIN	FM input	Local input for FM	IN
15	V _{DD}	Power supply	Power supply, with 4.0V to 6.0V applied voltage.	—
16	PD1	Phase comparison output	High level when value obtained by dividing local output is higher than standard frequency. Low level when value is lower. High impedance when value is same.	3-state
17	PD2			
18	V _{SS}	GROUND	—	—

● Electrical characteristics (unless otherwise noted, $T_a = 25^\circ\text{C}$, $V_{DD1} = V_{DD2} = 5\text{V}$)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
Power supply current	I_{DD1}	—	6.0	10.0	mA	$F_{MIN}=130\text{MHz}$, 100mV_{rms}
Quiescent current	I_{DD2}	—	1.0	2.0	mA	No input,, PLL=OFF
Input high level voltage	V_{IH}	4.0	—	—	V	CE, CK, DA terminals
Input low level voltage	V_{IL}	—	—	1.0	V	CE, CK, DA terminals
Input high level current 1	I_{IH1}	—	—	1.0	μA	CE, CK, DA terminals $V_{IN}=V_{DD}$
Input high level current 2	I_{IH2}	—	0.3	—	μA	XIN terminals $V_{IN}=V_{DD}$
Input high level current 3	I_{IH3}	—	6.0	—	μA	F_{MIN} , A_{MIN} , I_{FIN} terminals $V_{IN}=V_{DD}$
Input low level current 1	I_{IL1}	-1.0	—	—	μA	CE, CK, DA terminals $V_{IN}=V_{SS}$
Input low level current 2	I_{IL2}	—	-0.3	—	μA	XIN terminals $V_{IN}=V_{SS}$
Input low level current 3	I_{IL3}	—	-6.0	—	μA	F_{MIN} , A_{MIN} , I_{FIN} terminals $V_{IN}=V_{SS}$
Output low level voltage 1	V_{OL1}	—	0.2	0.5	V	P_0, P_1, P_2, P_3, DO $I_o=1.0\text{mA}$
Off level leakage current 1	I_{OFF1}	—	—	1.0	μA	P_0, P_1, P_2, P_3, DO $V_o=10\text{V}$
Output low level voltage 2	V_{OL2}	—	0.1	0.5	V	F_{MIN} , A_{MIN} , I_{FIN} $I_{out}=0.1\text{mA}$
Output high level voltage	V_{OH}	$V_{DD}-1.0$	$V_{DD}-0.3$	—	V	PD_1, PD_2 $I_{out}=-1.0\text{mA}$
Output low level voltage	V_{OL}	—	0.2	1.0	V	PD_1, PD_2 $I_{out}=1.0\text{mA}$
Off level leakage current 2	I_{OFF2}	—	—	100	nA	PD_1, PD_2 $V_{out}=V_{DD}$
Off level leakage current 3	I_{OFF3}	-100	—	—	nA	PD_1, PD_2 $V_{out}=V_{SS}$
Internal feedback resistor 1	R_{F1}	—	10	—	$M\Omega$	XIN
Internal feedback resistor 2	R_{F2}	—	500	—	$k\Omega$	F_{MIN} , A_{MIN} , I_{FIN}
Input frequency 1	F_{IN1}	—	7.2	—	MHz	XIN, sine wave, C coupling
Input frequency 2	F_{IN2}	20	—	130	MHz	F_{MIN} , sine wave, C coupling $V_{IN}=50\text{mV}_{rms}$
Input frequency 3	F_{IN3}	0.4	—	30	MHz	A_{MIN} 1, sine wave, C coupling $V_{IN}=70\text{mV}_{rms}$
Input frequency 4	F_{IN4}	0.4	—	16	MHz	I_{FIN} , sine wave,C coupling $V_{IN}=70\text{mV}_{rms}$
Maximum input amplitude	F_{INMAX}	—	—	1.5	V_{rms}	XIN, F_{MIN} , A_{MIN} , I_{FIN} ,sine wave,C coupling
Minimum pulse width	TW	—	1.0	—	μs	CK, DA
Input rise time	TR	—	—	500	ns	CE, CK, DA
Input fall time	TF	—	—	500	ns	CE, CK, DA

● Input data format



D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇	D ₈	D ₉	D ₁₀	D ₁₁	D ₁₂	D ₁₃	D ₁₄	D ₁₅
← — Input done from D ₀ .															
P ₀	P ₁	P ₂	P ₃	R ₀	R ₁	R ₂	S	CT	L ₀	L ₁	GT	SW	PL	PH	TS

● Input data format

Explanation of the data

- (1) Division data: For D₀ through D₁₅ (When S = 0, use D₄ through D₁₅.)

Example: S = 0, SW = 0

When divide ratio = 1000, the actual set value is 500 since it passes through 1/2 the circuit. This translates to 1F4 (H) in HEX notation, and to (MSB) 0000 0001 1111 0100 (LSB) in binary notation. This data is used from LSB to D0 through D15.

D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇	D ₈	D ₉	D ₁₀	D ₁₁	D ₁₂	D ₁₃	D ₁₄	D ₁₅
0	0	1	0	1	1	1	1	1	0	0	0	0	0	0	0

LSB

Example: S = 1, SW = 1

When divide ratio = 1000, the actual set value is 1000 since it does not pass through 1/2 the circuit. This translates to 3E8 (H) in HEX notation, and to (MSB) 0000 0011 1110 1000 (LSB) in binary notation. This data is used from LSB to D0 through D15.

D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇	D ₈	D ₉	D ₁₀	D ₁₁	D ₁₂	D ₁₃	D ₁₄	D ₁₅
0	0	0	1	0	1	1	1	1	1	0	0	0	0	0	0

Example: S = 1, SW = 0

When divide ratio = 1000, D0 through D3 can be anything since it does not pass through the prescalar. This translates to 3E8 (H) in HEX notation, and to (MSB) 0001 1111 0100 (LSB) in binary notation. This data is used from LSB to D0 through D15.

D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇	D ₈	D ₉	D ₁₀	D ₁₁	D ₁₂	D ₁₃	D ₁₄	D ₁₅
X	X	X	X	0	0	0	1	0	1	1	1	1	0	0	0

- (2) Output port control data: P₀, P₁, P₂, P₃

1: Nch open drain output ON

0: Nch open drain output OFF

- (3) R₀, R₁, R₂, standard frequency data

Data			Standard frequency
R ₀	R ₁	R ₂	
0	0	0	25kHz
0	0	1	12.5kHz
0	1	0	6.25kHz
0	1	1	10kHz
1	0	0	5kHz
1	0	1	9kHz
1	1	0	1kHz
1	1	1	* PLL OFF

* FMIN = pulldown, AMIN = pulldown, PD = high impedance

- (4) S: switch between FMIN and AMIN

0: FMIN

1: AMIN

- (5) CT: Intermediate frequency measurement operation

1: Begins measurement.

0: Resets internal counter, IFIN goes to pulldown.

- (6) L0, L1: Setting of IF frequency detection amplitude


S	L0	L1	Frequency detection amplitude
0	0	0	10.70MHz±20kHz
0	0	1	10.65MHz±20kHz
0	1	0	10.75MHz±20kHz
0	1	1	*
1	0	0	450kHz±2.0kHz
1	0	1	459kHz±2.0kHz
1	1	0	450kHz±0.5kHz
1	1	1	459kHz±0.5kHz

*: Not used.

- (7) GT: Control of frequency measurement time
0: 32ms
1: 64ms
(8) SW: If this bit is set to ON while AMIN is selected, swallow counter division is possible.


● Intermediate frequency detection circuit and the DO output.

(1) Structure



- (9) PL PH: Control of charge pump output
PL = 0, PH = 0 PD1, PD2 go to PLL operation.
PL = 1, PH = 0 PD1, PD2 go to LO level.
PL = 0, PH = 1 PD1, PD2 go to HI level.
PL = 1, PH = 1 PD1, PD2 go to LO level.
(10) TS: Test data (0) is input

- (2) How the IF frequency detection circuit operates
When control data CT is set to ON, the counter and the amp go into operation. When CT equals 0, the amp input pulldown counter is reset.



(3) Explanation of the DO

- *1 When the IF counter is OFF (CT = 0), SD input appears at the DO.
- *2 When the IF counter is set to ON (CT = 1), the control system keeps it at LO level until the measurement is finished.
- *3 After the measurement is finished, it goes to HI level if it is within the range of input frequency settings, and is kept at LO level if it is beyond the range of input frequency settings. When CT = 0, it returns to the conditions described under paragraph *1.

● External dimensions (Units: mm)

