
# **DISCRETE SEMICONDUCTORS**



Preliminary specification

2003 Aug 20

Philips Semiconductors





## FEATURES

- Quad band GSM amplifier
- Very small size (8 x 8 mm).
- Suited for GPRS class 12 (duty cycle 4 : 8)
- Integrated power control loop
- 3.5 V nominal supply voltage
- 35 dBm controlled output power for GSM850/EGSM900
- 32.5 dBm controlled output power for DCS1800/PCS1900
- · Easy on/off and band select by digital control voltage
- · Internal input and output matching
- Specification based on 3GPP TS 45.005.

#### **APPLICATIONS**

• Digital cellular radio systems with Time Division Multiple Access (TDMA) operation (GSM systems) in four frequency bands: 824 to 849 MHz, 880 to 915 MHz, 1710 to 1785 MHz and 1850 to 1910 MHz.

### DESCRIPTION

The BGY284 is a power amplifier module in a SOT775 surface mounted package with a plastic cap.

The module consists of two separated line-ups, one for low band (LB,GSM850/EGSM900) and one for high band (HB, DCS1800/PCS1900) with internal power detection function, power control loop, input and output matching. See the simplified internal circuit on page 4.

The power control circuit ensures a stable power output set by the level of V<sub>DAC</sub> and stabilised to compensate variations of supply voltage, input power and temperature, with a control range fully compliant with ETSI time mask and power spectrum requirements

### QUICK REFERENCE DATA

RF performance at T<sub>mb</sub> = 25 °C (mounting base temperature); V<sub>BAT</sub> = 3.5 V; V<sub>STAB</sub> = 2.8 V; Z<sub>S</sub> = Z<sub>L</sub> = 50  $\Omega$ ; P<sub>D</sub> = 0 dBm;  $\delta$  = 2:8

MODE OF OPERATION	f (MHz)	P <sub>L</sub> (dBm)	η <b>(%)</b>
	824 to 849	34	50
Typical pulsed, controlled output power	880 to 915	34	50
Typical pulsed, controlled output power	1710 to 1785	31.3	45
	1850 to 1910	31.3	45


**BGY284** 

# power amplifier with integrated control loop for GSM850, EGSM900, DCS1800 & PCS1900

## **PINNING - SOT775**


SYMBOL	PIN NUMBER	PIN TYPE	DESCRIPTION
GND	1, 13, 15	ground	ground
V <sub>BAT</sub>	2, 3	supply	battery connection of DCS1800/PCS1900
V <sub>BAT</sub>	11, 12	supply	battery connection of GSM850/EGSM900 line-up
RF <sub>in,HB</sub>	4	input, analog	DCS1800/PCS1900 transmit RF input
V <sub>TXon</sub>	5	input, logic	power control enable input
V <sub>DAC</sub>	6	input, analog	RF power control input
V <sub>STAB</sub>	7	supply	stabilized supply voltage
V <sub>band</sub>	8	input, logic	LB (GSM850/EGSM900) HB (DCS1800/PCS1900) band select input
	9		not connected
RF <sub>in,LB</sub>	10	input, analog	GSM850/EGSM900 transmit RF input
RF <sub>out,LB</sub>	14	output, analog	GSM850/EGSM900 transmit RF output
RF <sub>out,HB</sub>	16	output, analog	DCS1800/PCS1900 transmit RF output
	inner pads	ground	ground

Note: V<sub>BAT</sub> signals (pin numbers 2, 3, 11, 12) are not internally connected and must all be connected to the battery supply voltage



# **BGY284**

## INTERNAL CIRCUIT



#### FUNCTIONAL DESCRIPTION

#### **Operating conditions**

The BGY284 is designed to meet the 3GPP TS 45.005 technical specification for the European Telecommunication Standards Institute (ETSI).

#### **Power amplifier**

The low band (GSM850 and EGSM900) and the high band (DCS1800 and PCS1900) power amplifiers both consist of 3 cascaded gain stages. Input and output matching as well as harmonic filters are integrated in the module. The output power is controlled by means of an internal control signal (generated in the power controller block) that is used to adapt the biasing of the 3 stages of an amplifier.

For every line-up the power amplifier block generates a detected output power signal, that is an input to the power control block.

#### **Control logic**

In the control logic block the various signals are generated to control the complete BGY284 out of  $V_{TXon}$  and  $V_{band}$ , as indicated in the mode control table. The  $V_{STAB}$  is used as supply for the control logic. When  $V_{STAB} = 0$  V the BGY284 is in idle mode and the battery current consumption is almost zero.

The  $V_{TXon}$  signal "HIGH" enables the power control block. When  $V_{band}$  signal is "LOW" the low band

(GSM850/EGSM900) line-up is enabled, when the V<sub>band</sub> signal is "HIGH" the high band (DCS1800/PCS1900) channel is enabled.

On both  $V_{TXon}$  and  $V_{band}$  inputs there are pull down resistors of approximately 1 M $\Omega$ .

#### Power controller

Main inputs to the power controller block are the  $V_{DAC}$  and the internal generated detected output power signals from the power amplifier block.

The V<sub>DAC</sub> signal is the reference voltage for the requested output power level, and usually is generated by an external digital analog converter.

The V<sub>DAC</sub> signal is buffered and compared to the detected output power signal. The error signal is then further amplified by the integrator.


Dependent on the V<sub>band</sub> signal one of the integrators are selected. The output of the selected integrator is the internal control signal that sets the biasing circuits of the selected channel.

#### Mode control

MODE	DE Mode description		V <sub>TXon</sub>	V <sub>band</sub>	V <sub>DAC</sub> (V)
Idle	complete PA off, minimal leakage current	0	0	0	<0.15
Standby	control logic functioning, PA off	2.63	0	logic 1 or logic 0	<0.15
LB TX	low band transmit mode	2.63	1	0	<2.5
HB TX	high band transmit mode	2.63	1	1	<2.5

# **BGY284**

## TIMING DIAGRAM



## TIMING CHARACTERISTICS

 $Z_S = Z_L = 50 \ \Omega; \ -3 \le P_{D \ HB,LB} \le 3 \ dBm; \ 3.1 \le V_{BAT} \le 4.6 \ V; \ 2.6 \le V_{STAB} \le 3.0 \ V; \ -20 \le T_{mb} \le 85 \ ^\circC; \ 1:8 \le \delta \le 4:8; \ unless otherwise specified.$ 

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
t <sub>d1</sub>	delay time; $V_{\mbox{STAB}}$ high voltage input power before transition $V_{\mbox{TXon}}$ to logic 1	0	-	-	μs
t <sub>d2</sub>	delay time; $V_{band}$ to logic 0 or logic 1 before $V_{TXon}$ transition to logic 1	0	-	-	μs
t <sub>d3</sub>	delay time; RF signal on RF <sub>in HB,LB</sub> before V <sub>DAC</sub> ramp	0	-	-	μs
t <sub>d4</sub>	delay time; voltage step on $V_{DAC}$ after transition $V_{TXon}$ to logic 1	10	-	-	μs
t <sub>d5</sub>	delay time; transition of $V_{TXon}$ to logic 0 after $V_{DAC}$ signal to off	0	-	-	μs
t <sub>d6</sub>	delay time; $V_{STAB}$ to 0, after $V_{TXon}$ to logic 0	10	-	-	μs
t <sub>d7</sub>	delay time; change of V <sub>band</sub> after V <sub>TXon</sub> to logic 0	0	-	-	μs
t <sub>d8</sub>	delay time; removal of RF signal on $\mathrm{RF}_{\mathrm{in}\mathrm{HB,LB}}$ after $\mathrm{V}_{\mathrm{DAC}}$ signal to off	0	-	-	μs

## **BGY284**

#### **DESCRIPTION RAMP-UP**

Minimum t<sub>d1</sub> before V<sub>TX on</sub> becomes high (control loop becomes active) the V<sub>STAB</sub> must be available.

The V<sub>band</sub> signal will select the correct transmit channel (LB = GSM850/EGSM900, or HB = DCS1800/PCS1900). The V<sub>band</sub> signal must be at the correct value no later than the rising edge of the V<sub>TXon</sub> signal.

The  $V_{TXon}$  signal going high enables the power control loop. To set-up the right internal biasing conditions and charge the integration capacitors to the right starting value there is a set-up time of  $V_{TXon}$  before the first increase of  $V_{DAC}$ . Before  $V_{DAC}$  signal is ramping high there has to be RF power on the input of the selected channel ( $P_{D LB,HB}$ ).

 $V_{DAC}$  has to step up to the voltage level to get the required power level. Sequence of  $V_{DAC}$  steps can be chosen to have approximately a quarter cosine wave ramp-up of  $P_{L LB,HB}$  in such a way that there is no violation of the GSM power mask, and that in the same time there is no violation of the spectrum due to transients.

To avoid violation of the lowest power level in the GSM power mask (indicated by \*), the BGY284 has to give sufficient isolation in following condition:  $V_{TXon}$  high,  $V_{DAC}$  minimum value, RF power on input of PA.

For GSM850/EGSM900 the system specification for maximum output power level of the handset in this condition is –36 dBm.

For DCS1800/PCS1900 the system specification in this condition is -48 dBm.

In the handset the antenna switch can still be in Rx mode and therefore still provide isolation between the PA and the antenna. This situation is accounted in the isolation conditions in electrical characteristics transmit mode.

#### **DESCRIPTION RAMP-DOWN**

 $V_{DAC}$  will step down from the voltage level for the current power level to offstate. Sequence of  $V_{DAC}$  steps can be chosen to have approximately a quarte cosine wave ramp-down of  $P_{L LB,HB}$  in such a way that there is no violation of the GSM power mask, and that in the same time there is no violation of the spectrum due to transients.

The control loop can be switched off ( $V_{TXon}$  signal going to logic 0) as soon as the  $V_{DAC}$  has reached the offstate level. At the same time also the  $V_{band}$  signal is allowed to change polarity and the RF input power ( $P_{D LB,HB}$ ) at the selected channel can be removed. Because there is no input power anymore there is no additional isolation specification required to meet the GSM system specification.

For GSM850/EGSM900 the system specification for maximum output power level of the handset in this condition is –54 dBm.

For DCS1800/PCS1900 the system specification in this condition is -48 dBm.

 $t_{d6}$  after V<sub>TXon</sub> signal going to logic 0 (control loop is switched off) and all charge in the internal capacitors of the control loop has been removed the BGY284 can go into idle mode (V<sub>STAB</sub> can go to 0 V).

## **BGY284**

## LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 60134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V		idle mode	-	7	V
V <sub>BAT</sub>	DC supply voltage	HB TX or LB TX mode	_	5.3	V
V <sub>STAB</sub>	DC supply voltage		-0.5	3.3	V
I <sub>STAB</sub>	supply current		-	2	mA
V <sub>DAC</sub>	DC output power control voltage		-	3	V
I <sub>DAC</sub>	current into output power control input		-2	+2	mA
P <sub>D HB</sub> , P <sub>D LB</sub>	input drive power on RF <sub>in HB,LB</sub>		-	10	dBm
P <sub>L LB</sub>	load power from RF <sub>out LB</sub>		-	37	dBm
P <sub>L HB</sub>	load power from RF <sub>out HB</sub>		-	35	dBm
V <sub>band</sub>	band switch voltage		-0.5	+3.3	V
I <sub>band</sub>	band switch current		-2	+2	mA
V <sub>TXon</sub>	transmit control signal		-0.5	+3.3	V
I <sub>TXon</sub>	current into transmit control input		-2	+2	mA
P <sub>BAT</sub>	power from supply during pulse	HB TX mode	-	4	W
		LB TX mode	—	7	W
I <sub>BAT</sub>	current from supply during pulse	HB TX mode	-	1.4	А
		LB TX mode	-	2.2	А
T <sub>stg</sub>	storage temperature		-40	+100	°C
T <sub>mb</sub>	operating mounting base	δ = 2 : 8	-30	+100	°C
	temperature	δ = 4 : 8	-30	+90	°C

## **BGY284**

### DC CHARACTERISTICS

 $Z_S = Z_L = 50 \ \Omega$ ;  $P_{D \ HB, \ LB} = 0 \ mW$ ;  $V_{BAT} = 3.5 \ V$ ;  $V_{STAB} = 2.8 \ V$ ;  $T_{mb} = 25 \ ^{\circ}C$ ; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS MIN. TYP.		MAX.	UNIT			
VOLTAGE SUPPLY								
V <sub>BAT</sub>	battery supply voltage	Note 1	2.9	-	3.1	V		
		typical oprating range	3.1	3.6	4.6	V		
		Note 2	4.6	-	5.2	V		
I <sub>BAT</sub>	leakage current	standby mode	-	-	25	μΑ		
		idle mode	-	_	10	μΑ		
V <sub>STAB</sub>	supply voltage	standby, HB TX or LB TX mode	2.6	2.8	3.0	V		
		idle mode	0	_	0.2	V		
I <sub>STAB</sub>	current consumption	HB TX or LB TX mode	-	_	1	mA		
		standby mode	-	-	10	μΑ		

 $Z_S = Z_L = 50 \ \Omega; \ -3 \le P_{D \ HB,LB} \le 3 \ dBm; \ 3.1 \le V_{BAT} \le 4.6 \ V; \ 2.6 \le V_{STAB} \le 3.0 \ V; \ -20 \le T_{mb} \le 85 \ ^\circC; \ 1:8 \le \delta \le 4:8; \ unless \ otherwise \ specified$ 

DIGITAL	DIGITAL INPUTS: V TXon, V band									
V <sub>il</sub>	logic low voltage		0	-	0.5	V				
V <sub>ih</sub>	logic high voltage		0.9	-	3	V				
l <sub>il</sub>	current at low voltage		-	-	3	μA				
l <sub>ih</sub>	current at high voltage		-	-	15	μA				
Ci	input capacitance		-	4	-	pF				
ANALO	G INPUTS: V <sub>DAC</sub>	_		_	_					
V <sub>DAC</sub>	power control voltage		0	-	2.5	V				
I <sub>DAC</sub>	power control current		-100	-	-	μA				
C <sub>DAC</sub>	input capacitance of V <sub>DAC</sub>		-	4	-	pF				
R <sub>DAC</sub>	input resistance of V <sub>DAC</sub>		-	1.2	-	MΩ				

Note

1. PA is functional from 2.9 to 3.1 V, but will not meet all electrical specification points.

2. PA is functional from 4.6 to 5.2 V under 50 Ω conditions, but will not meet all electrical specification points.

# **BGY284**

## ELECTRICAL CHARACTERISTICS GSM850 AND EGSM900 TRANSMIT MODE

$$\begin{split} Z_S = Z_L = 50 \ \Omega; \ V_{BAT} = 3.6 \ V; \ V_{STAB} = 2.8 \ V; \ T_{mb} = 25 \ ^\circ C; \ 1:8 \le \delta \le 4:8; \ 575 \le t_p \le 2300 \ \mu s; \ P_{D \ LB} = 0 \ dBm; \\ spurious \ on \ P_{D \ LB} < -50 \ dBm; \ LB \ TX \ mode \ selected; \end{split}$$

f = 824 to 849 MHz for GSM850; f = 880 to 915 MHz for EGSM900;unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
P <sub>D LB</sub>	RF input power		-2	0	+2	dBm
V <sub>DAC</sub>	reference voltage to set output power	f = 897.5 MHz for EGSM900; f = 836.5 MHz for GSM850; P <sub>L LB</sub> = 35 dBm	-	-	2	V
		f = 897.5 MHz for EGSM900; f = 836.5 MHz for GSM850; P <sub>L LB</sub> = 5 dBm	0.2	-	-	V
P <sub>L LB</sub>	available output power $V_{DAC} = 2.2 V$ 35.2 36	36	-	dBm		
		V <sub>DAC</sub> = 2.2 V; V <sub>BAT</sub> = 3.2 V; P <sub>D LB</sub> = -2 dBm; T <sub>mb</sub> = 85 °C	34.1	-	-	dBm
η	efficiency GSM850	saturated power	-	55	-	%
		P <sub>L LB</sub> = 34 dBm	-	- 50 - 45	-	%
	efficiency EGSM900	saturated power	-	50	-	%
		P <sub>L LB</sub> = 34 dBm	-	45	-	%
$\Delta P_{L LB}$	output power variation at nominal temperature	$V_{DAC}$ set to have 31 $\leq$ P_{LLB} $\leq$ 34 dBm; see note 1 and 2	-1	-	1	dB
		$V_{DAC}$ set to have $13 \le P_{L LB} \le 31 \text{ dBm}$ see note 1 and 2	-1.5	-	1.5	dB
		$V_{DAC}$ set to have $7 \le P_{L \ LB} \le 13 \ dBm$ see note 1 and 2	-3	-	2	dB
	output power variation at extreme temperature	$V_{DAC}$ set to have $31 \le P_{L LB} \le 34 \text{ dBm}$ see note 1 and 3	-1.5	-	1.5	dB
		$V_{DAC}$ set to have $13 \le P_{L \ LB} \le 31 \ dBm$ ; see note 1 and 3	-2	-	2	dB
		$V_{DAC}$ set to have $7 \le P_{L \ LB} \le 13 \ dBm$ ; see note 1 and 3	-4	-	3	dB
	output power variation vs frequency	$V_{DAC}$ set to have $31 \le P_{L LB} \le 34$ dBm; see note 1 and 4	-0.3	-	0.3	dB
H <sub>2</sub> to H <sub>13</sub>	harmonics	P <sub>L LB</sub> ≤ 34 dBm	-	-	-5	dBm
	isolation H <sub>2</sub> into DCS1800/PCS1900	measured at $RF_{out HB}$ ; $P_{L LB} = 34 dBm$	-	-	-15	dBm
	isolation H <sub>3</sub> into DCS1800/PCS1900	measured at $RF_{out HB}$ ; $P_{L LB} = 34 dBm$	-	-	-25	dBm
	isolation	$P_{D LB} = 2 \text{ dBm}; V_{DAC} = 0.15 \text{ V};$ standby mode	-	-	-36	dBm
		$P_{D LB} = 2 \text{ dBm}; V_{DAC} = 0.15 \text{ V};$ LB TX mode	-	-	-36	dBm
VSWR <sub>in</sub>	input VSWR	P <sub>L LB</sub> < 5 dBm	-	-	6:1	
VSWR <sub>in</sub>	input VSWR	$5 \le P_{L LB} \le 34 \text{ dBm};$	-	2:1	3:1	

## **BGY284**

SYMBOL	OL PARAMETER CONDITIONS		MIN.	TYP.	MAX.	UNIT
P <sub>n</sub>	noise power	$\begin{array}{l} RBW = 100 \; kHz; \\ f_0 = 897.5 \; MHz \; for \; EGSM900; \\ f_0 = 836.5 \; MHz \; for \; GSM850; \\ f_0 + 10 \; MHz; \; P_{L \; LB} < 34 \; dBm; \\ f_0 + 20 \; MHz; \; P_{L \; LB} < 34 \; dBm; \\ f \geq 1805 \; MHz; \; P_{L \; LB} < 34 \; dBm; \end{array}$			-73 -82 -77	dBm dBm dBm
CG	conversion gain		_	_	28	dB
SSG	small signal gain	$\begin{array}{c c} & see fig. \ 4 \\ \hline f_0 = 915 \ \text{MHz} \ for \ EGSM900; & - \\ f_0 = 849 \ \text{MHz} \ for \ GSM850; & 5 \\ & 5 \leq P_{L \ LB} \leq 34 \ \text{dBm}; & \\ f_{SS2} = f_0 + 20 \ \text{MHz}; \ P_{SS2} = -40 \ \text{dBm}; & \\ & SSG = P_{L \ SS2} - P_{SS2}; & \\ & see \ fig. \ 5 & \\ \end{array}$		-	31	dB
AM/AM	AM/AM conversion	$5 \le P_{L LB} \le 34$ dBm;6.5 % AM modulation with f <sub>mod</sub> = 67 kHz at RF <sub>in LB</sub>	-	8	12	%
		$5 \le P_{L LB} \le 34$ dBm;6.5 % AM modulation with $f_{mod} = 140$ kHz at RF <sub>in LB</sub>	-	12	15	%
		$5 \le P_{L LB} \le 34$ dBm;6.5 % AM modulation with f <sub>mod</sub> = 271 kHz at RF <sub>in LB</sub>	-	18	20	%
AM/PM	AM/PM conversion	$\begin{array}{l} -0.5 \leq P_{DLB} \leq 0.5 \text{ dBm}; \\ 5 \leq P_{LLB} \leq 34 \text{ dBm} \end{array}$	-	-	4	deg/dB
	maximum control slope	$5 \le P_{L LB} \le 34 \text{ dBm}$	-	-	250	dB/V
t <sub>r</sub> , t <sub>f</sub>	carrier rise and fall time	P <sub>L LB</sub> 5 dBm to 34 dBm or vice versa	-	1_	2	μs
f <sub>CL</sub>	control loop bandwidth		-	200	-	kHz
	stability	$\begin{array}{l} P_{LLB} \leq 34 \text{ dBm}; \text{ VSWR} \leq 8:1 \text{ through all} \\ \text{phases}; \ 3.2 \leq V_{BAT} \leq 4.6 \text{ V} \end{array}$	-	-	-36	dBm
	ruggedness	$3.2 \le V_{BAT} \le 4.6 \text{ V}; P_{L LB} \le 34 \text{ dBm};$ $\delta = 4 : 8; \text{ VSWR} \le 8 : 1 \text{ through all}$ phases	no	degrada	tion	

#### Note

- 1. Condition to set V<sub>DAC</sub>: V<sub>BAT</sub> = 3.6 V;  $\delta$  = 2 : 8; P<sub>D LB</sub> = 0 dBm; T<sub>mb</sub> = 25 °C; f = 897.5 MHz for EGSM900; f = 836.5 MHz for GSM850
- 2. Conditions for power variation:  $-2 \le P_{D LB} \le +2 \text{ dBm}$ ; f = 824 to 849 MHz for GSM850; f = 880 to 915 MHz for EGSM900; 15  $\le T_{mb} \le 70 \text{ °C}$ ;  $3.2 \le V_{BAT} \le 4.2 \text{ V}$ ;  $V_{STAB} = 2.8 \text{ V} \pm 10 \text{ mV}$
- 3. Conditions for power variation:  $-2 \le P_{D \ LB} \le +2 \ dBm$ ; f = 824 to 849 MHz for GSM850; f = 880 to 915 MHz for EGSM900;  $-10 \le T_{mb} \le 90 \ ^{\circ}C$ ;  $3.2 \le V_{BAT} \le 4.2 \ V$ ;  $V_{STAB} = 2.8 \ V \pm 10 \ mV$
- 4. Conditions for power variation:  $P_{D LB} = 0 \text{ dBm}$ ; f = 824 to 849 MHz for GSM850; f = 880 to 915 MHz for EGSM900;  $T_{mb} = 25 \text{ °C}$ ;  $V_{BAT} = 3.6 \text{ V}$ ;  $V_{STAB} = 2.8 \text{ V} \pm 10 \text{ mV}$

# **BGY284**

## ELECTRICAL CHARACTERISTICS DCS1800/PCS1900 TRANSMIT MODE

$$\begin{split} Z_S = Z_L = 50 \ \Omega; \ V_{BAT} = 3.6 \ V; \ V_{STAB} = 2.8 \ V; \ T_{mb} = 25 \ ^\circ C; \ 1:8 \le \delta \le 4:8; \ 575 \le t_p \le 2300 \ \mu s; \ P_{D \ HB} = 0 \ dBm; \\ spurious \ on \ P_{D \ HB} < -50 \ dBm; \ HB \ TX \ mode \ selected; \end{split}$$

f = 1710 to 1785 MHz for DCS1800; f = 1850 to 1910 MHz for PCS1900; unless otherwise specified.

SYMBOL PARAMETER		CONDITIONS	MIN.	TYP.	MAX.	UNIT
P <sub>D HB</sub>	RF input power		-2	0	+2	dBm
V <sub>DAC</sub>	reference voltage to set output power	f = 1747.6 MHz for DCS1800; f = 1880 MHz for PCS1900; P <sub>L HB</sub> = 32.5 dBm	-	-	2	V
		f = 1747.6 MHz for DCS1800; f = 1880 MHz for PCS1900; P <sub>L HB</sub> = 0 dBm	0.2	-	-	V
P <sub>L HB</sub> a	available output power	V <sub>DAC</sub> = 2.2 V	32.7	33.5	-	dBm
		V <sub>DAC</sub> = 2.2 V; V <sub>BAT</sub> = 3.2 V; P <sub>D HB</sub> = -3 dBm; T <sub>mb</sub> = 85 °C	31.8	-	-	dBm
η	efficiency DCS1800	saturated power	-	50	-	%
		P <sub>L HB</sub> = 31.3 dBm	-	45	-	%
	efficiency PCS1900	saturated power	-	50	-	%
		P <sub>L HB</sub> = 31.3 dBm	-	45	-	%
$\Delta P_{L HB}$	output power variation at nominal temperature	$V_{DAC}$ set to have $30 \le P_{L HB} \le 32 \text{ dBm}$ ; see note 1 and 2	-1	-	1	dB
		$V_{DAC}$ set to have $15 \le P_{L HB} \le 30 \text{ dBm}$ ; see note 1 and 2	-1.5	-	1.5	dB
		$V_{DAC}$ set to have $5 \le P_{L HB} \le 15$ dBm; see note 1 and 2	-2	-	2	dB
		$V_{DAC}$ set to have $2 \le P_{L HB} \le 5$ dBm; see note 1 and 2	-3	-	3	dB
	output power variation at extreme temperature	$V_{DAC}$ set to have $30 \le P_{L HB} \le 32 \text{ dBm}$ ; see note 1 and 3	-1.5	-	1.5	dB
		$V_{DAC}$ set to have $15 \le P_{L HB} \le 30 \text{ dBm}$ ; see note 1 and 3	-2	-	2	dB
		$V_{DAC}$ set to have $5 \le P_{L HB} \le 15$ dBm; see note 1 and 3	-2.5	-	2.5	dB
		$V_{DAC}$ set to have $2 \le P_{L HB} \le 5$ dBm; see note 1 and 3	-3.5	-	3.5	dB
	output power variation vs frequency	$V_{DAC}$ set to have $30 \le P_{L HB} \le 32 \text{ dBm}$ ; see note 1 and 4	-0.3	-	0.3	dB
H <sub>2</sub> to H <sub>7</sub>	harmonics	$P_{L HB} \le 32 \text{ dBm}$	-	-	-4.5	dBm
	isolation	$P_{D HB} = 2 \text{ dBm}; V_{DAC} = 0.15 \text{ V};$ standby mode	-	-	-36	dBm
		$P_{D HB} = 2 \text{ dBm}; V_{DAC} = 0.15 \text{ V};$ HB TX mode	-	-	-36	dBm
VSWR <sub>in</sub>	input VSWR	P <sub>L HB</sub> < 2 dBm	-	-	6:1	
VSWR <sub>in</sub>	input VSWR	$2 \le P_{L LB} \le 32 dBm$	-	2:1	3:1	


## **BGY284**

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
P <sub>n</sub>	$\begin{array}{ll} \mbox{noise power} & \mbox{RBW} = 100 \mbox{ kHz} \\ f_0 = 1747.5 \mbox{ MHz for DCS1800}; \\ f_0 = 1880 \mbox{ MHz for PCS1900}; \\ f_0 + 20 \mbox{ MHz}; \mbox{ PL}_{\mbox{ HB}} < 32 \mbox{ dBm} \end{array}$		-	-	-77	dBm
$ \begin{array}{c} CG \\ CG \\ conversion gain \\ f_0 = 1785 \text{ MHz for DCS18} \\ f_0 = 1910 \text{ MHz for PCS19} \\ 0 \leq P_{LHB} \leq 32 \text{ dBm}; \\ f_{SS1} = f_0 - 20 \text{ MHz}; P_{SS1} = \\ CG = P_{LCON} - P_{SS1}; \end{array} $		$f_{SS1} = f_0 - 20 \text{ MHz}; P_{SS1} = -40 \text{ dBm};$	_	_	25.5	dB
SSG	small signal gain		_	_	31	dB
AM/AM	AM/AM conversion	$0 \le P_{L HB} \le 32 \text{ dBm}; 6.5 \% \text{ AM modulation}$ with f <sub>mod</sub> = 67 kHz at RF <sub>in HB</sub>	-	8	12	%
		$0 \le P_{L HB} \le 32 \text{ dBm}; 6.5 \% \text{ AM modulation}$ with $f_{mod}$ = 140 kHz at RF <sub>in HB</sub>	-	12	15	%
		$0 \le P_{L HB} \le 32 \text{ dBm}; 6.5 \% \text{ AM modulation}$ with $f_{mod} = 271 \text{ kHz}$ at $RF_{in HB}$	-	18	20	%
AM/PM	AM/PM conversion	$\begin{array}{l} -0.5 \leq P_{D\ HB} \leq 0.5 \ dBm; \\ 0 \leq P_{L\ HB} \leq 32 \ dBm \end{array}$	-	-	4	deg/dB
	maximum control slope	$0 \le P_{L HB} \le 32 \text{ dBm}$	-	-	250	dB/V
t <sub>r</sub> , t <sub>f</sub>	carrier rise and fall time	P <sub>L HB</sub> from 0 dBm to 32 dBm and vice versa	-	-	2	μs
f <sub>CL</sub>	control loop bandwidth		-	200	-	kHz
	stability	$P_{LHB} \leq 32$ dBm; VSWR $\leq 8$ : 1 through all phases; $3.2 \leq V_{BAT} \leq 4.6$ V	-	-	-36	dBm
	ruggedness	$3.2 \le V_{BAT} \le 4.6 \text{ V}; P_{L HB} \le 32 \text{ dBm};$ $\delta = 4 : 8; \text{ VSWR} \le 8 : 1 \text{ through all}$ phases	no	degrada	ition	

#### Note

- 1. Condition to set V<sub>DAC</sub>: V<sub>BAT</sub> = 3.6 V;  $\delta$  = 2 : 8; P<sub>D HB</sub> = 0 dBm; T<sub>mb</sub> = 25 °C; f = 1747.6 MHz for DCS1800; f = 1880 MHz for PCS1900
- 2. Conditions for power variation:  $-2 \le P_{D HB} \le +2 \text{ dBm}$ ; f = 1710 to 1785 MHz for DCS1800; f = 1850 to 1910 MHz for PCS1900; 15  $\le T_{mb} \le 70$  °C;  $3.2 \le V_{BAT} \le 4.2$  V;  $V_{STAB} = 2.8$  V ± 10 mV
- 3. Conditions for power variation:  $-2 \le P_{D HB} \le +2 \text{ dBm}$ ; f = 1710 to 1785 MHz for DCS1800; f = 1850 to 1910 MHz for PCS1900;  $-10 \le T_{mb} \le 90 \text{ °C}$ ;  $3.2 \le V_{BAT} \le 4.2 \text{ V}$ ;  $V_{STAB} = 2.8 \text{ V} \pm 10 \text{ mV}$
- Conditions for power variation: P<sub>D HB</sub> = 0 dBm; f = 1710 to 1785 MHz for DCS1800; f = 1850 to 1910 MHz for PCS1900; T<sub>mb</sub> = 25 °C; V<sub>BAT</sub> = 3.6 V; V<sub>STAB</sub> = 2.8 V ± 10 mV






Note 1: total noise at the output of the PA is the summation of three sources:

- 1) the noise present at the input of the PA at  $f_{\mbox{\scriptsize SS1}}$  amplified by the conversion gain
- 2) the noise present at the input of the PA at  $f_{SS2}$  amplified by the small signal gain
- 3) the noise generated by the PA itself, when the noise at the input of the PA is 0

# BGY284

## APPLICATION INFORMATION



## **BGY284**

### List of components

QUANTITY	LOCATION	VALUE / TYPE	DESCRIPTION	REMARK	SUPPLIER
1		PB005H1	РСВ		Roland Haefele
1	PAM1	BGY284	Power amplifier module		
4	CON1, CON2, CON3, CON4		Jack assembly end launch SMA connector	Type no. 142-0701-881	Johnson Components
1	CON5		DC conector 5 pin		
1	CON6		solder ring		
1	C1	2.7 nF	0603 size SMD capacitor		
4	C2, C3, C8, C9	100 nF	0805 size SMD capacitor		
2	C4, C5	10 pF	0603 size SMD capacitor		
2	C6, C7	33 pF	0603 size SMD capacitor		
2	C10, C11	47 μF / 35 V	Electrol. capacitor	note 2	Matsushita
4	R1, R3, R4, R5	0 Ω	0603 size SMD resistor		
1	R2	1k Ohms / 0.1 W	0603 size SMD resistor		
4	Z0	50 Ω	stripline; note 1	width 1.4 mm	

#### Note

1. The striplines are on a double etched printed circuit board ( $\epsilon_r$  = 4.6); thickness 0.8 mm

2.  $C_{10} \mbox{ and } C_{11} \mbox{ have beed added to smoothen } V_{BAT}$ 

**BGY284** 

PCB Design PB005H1




Fig.7 PCB testcircuit.

2003 Aug 20

17


## **BGY284**

### SOLDERING RECOMMENDATIONS

#### **Reflow profile:**

The BGY284 is a laminate based PA module in a LGA package. The module can be assembled using a standard SMT reflow process in a convection or IR-oven.

In the graph below (see Fig.8) the minimum and maximum limits of the temperature profile are given. The actual profile has to be within these limits, and will depend on the PCB material, the number and size of the components to be assembled, and the type of solder which is being used.



It is recommended to use a standard no-clean solder paste like SnPb (in case of a profile for a lead containing solder) or SnAgCu (in case of a lead free assembly process). In the table the corresponding values are given for SnPb and for SnAgCu solder.

PARAMETER	SnPb SOLDER	SnAgCu SOLDER
Temperature gradient (α) (°C/s)	≤3	≤3
Preheat (soak) temperature (T <sub>E</sub> ) (°C)	100 -150	150 - 200
Preheat time (t <sub>E</sub> ) (s)	60 - 120	60 -180
Reflow temperature (T <sub>R</sub> ) (°C)	>183	>217
Reflow time (t <sub>R</sub> ) (s)	60 - 150	60 - 150
Maximum peak temperature (T <sub>P</sub> ) (°C)	240	260
Temperature gradient (β) (°C/s)	<5	<5
Time 25 °C to peak temperature	6 minutes max.	8 minutes max.

## **BGY284**

#### **PCB** layout:

The PCB footprint layout is a copy of the metal pattern on the backside of the LGA package. It is recommended to design a big ground plane on the PCB, and to make the solder lands of the ground plane solder mask defined. A drawing of the footprint is included in the "Footprint layout SOT775A" drawing.

#### Stencil design:

The dimensions of the solder stencil are also given in the "Footprint layout SOT775A" drawing. The recommendation is based on a stencil thickness of 125  $\mu$ m. If a thinner or thicker stencil is being used, the dimensions of the stencil apertures have to be adjusted.


#### Moisture sensitivity level:

The BGY284 is tested according to the JEDEC standard JESD 22-A113C. The BGY284 is classified on MSL3 for a lead containing soldering profile with a peak temperature of 240 °C, and on MSL4 for a lead free soldering profile with a peak temperature of 260 °C.

#### Rework:

If rework is needed it is recommended to use a BGA rework station with a programmable top and bottom heater. The first step of the rework process is preheating the PCB with the bottom heater of the rework station. When the board has reached the preheat temperature then the top heater can be used to increase the temperature above the melting point of the solder. The component which has to be replaced can be picked up with a vacuum nozzle. Before placing a new component the remaining solder on the board has to be removed. Fresh solder can be dispensed, a new component can be placed, and the board can be heated in a similair way as described before.


## **BGY284**



# BGY284

### PACKAGE OUTLINE

Surface mounted package; plastic cap; 16 terminations



## **BGY284**

### DATA SHEET STATUS

LEVEL	DATA SHEET STATUS <sup>(1)</sup>	PRODUCT STATUS <sup>(2)(3)</sup>	DEFINITION
1	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
11	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

#### Notes

- 1. Please consult the most recently issued data sheet before initiating or completing a design.
- 2. The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.
- 3. For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

#### DEFINITIONS

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### DISCLAIMERS

Life support applications — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

**Right to make changes** — Philips Semiconductors reserves the right to make changes in the products including circuits, standard cells, and/or software described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

# Philips Semiconductors – a worldwide company

#### **Contact information**

For additional information please visit http://www.semiconductors.philips.com. Fax: +31 40 27 24825 For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com.

© Koninklijke Philips Electronics N.V. 2003

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

budgetnum/printrun/ed/pp23

Date of release: 2003 Aug 20

Document order number: 9397 750 11968

SCA73

Let's make things better.





**Semiconductors** 

**Philips**