## Optical disc ICs

## 4-channel BTL driver for CD players BA6392FP

The BA6392FP is a 4-channel BTL driver for CD player motors and actuators. It has an internal primary filter, and can be directly connected (without attached components) to the servo PWM output of all drivers other than the spindle driver. The BA6392FP is pin compatible with the BA6297AFP.
-Applications
CD players, CD-ROM drives

- Features

1) HSOP 28-pin package allows for miniaturization of applications.
2) PWM input is filtered by the internal primary filter, eliminating the need for attached resistors and capacitors, thereby helping reduce the number of components. Resistor and capacitor time constants can also be changed with attached components.
3) Internal thermal shutdown circuit.
4) Internal mute circuit.
-Absolute maximum ratings $\left(\mathrm{Ta}=25^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Limits | Unit |
| :--- | :---: | :---: | :---: |
| Power supply voltage | Vcc | 18 | V |
| Power dissipation | Pd | $1.7^{* 1}$ | W |
| Operating temperature | Topr | $-30 \sim+85$ | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg | $-55 \sim+150$ | ${ }^{\circ} \mathrm{C}$ |

*1 Reduced by 13.6 mW for each increase in Ta of $1^{\circ} \mathrm{C}$ over $25^{\circ} \mathrm{C}$.
When mounted on a $50 \times 50 \times 1.0 \mathrm{~mm}$ phenol paper PCB .

Recommended operating conditions ( $\mathrm{Ta}=25^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Limits | Unit |
| :---: | :---: | :---: | :---: |
| Power supply voltage | Vcc | $6 \sim 16^{* 2}$ | V |

*2 Set the power supply voltage according to power dissipation.


- Pin descriptions

| Pin No. | Pin name | Function |
| :---: | :--- | :--- |
| 1 | CH1OUT F | Driver channel 1 forward output |
| 2 | CH1OUT R | Driver channel 1 reverse output |
| 3 | RC IN1 | Connect to attached resistor/capacitor (1) |
| 4 | CH1 RIN | Driver channel 1 reverse input |
| 5 | CH1 FIN | Driver channel 1 forward input |
| 6 | VREF IN | Internal reference amplifier input |
| 7 | VREF OUT | Internal reference amplifier output |
| 8 | GND | Ground for internal reference and internal power circuit |
| 9 | CH2 FIN | Driver channel 2 forward input |
| 10 | CH2 RIN | Driver channel 2 reverse input |
| 11 | RC IN2 | Connect to attached resistor/capacitor (2) |
| 12 | CH2OUT R | Driver channel 2 reverse output |
| 13 | CH2OUT F | Driver channel 2 forward output |
| 14 | GND | Ground |
| 15 | MUTE | Driver mute control input |
| 16 | CH3OUT F | Driver channel 3 forward output |
| 17 | CH3OUT R | Driver channel 3 reverse output |
| 18 | RC IN3 | Connect to attached resistor/capacitor (3) |
| 19 | CH3 RIN | Driver channel 3 reverse input |
| 20 | CH3 FIN | Driver channel 3 forward input |
| 21 | VCC | Power supply |
| 22 | VCC | Power supply |
| 23 | VBIN | Driver channel 4 bias input* |
| 24 | VSIN | Driver channel 4 input |
| 25 | VBIN | Driver channel 4 bias input* |
| 26 | CH4OUT R | Driver channel 4 reverse output |
| 27 | CH4OUT F | Driver channel 4 forward output |
| 28 | GND | Ground |

* Pin 23 and pin 25 are shorted internally.

Optical disc ICs
BA6392FP

Electrical characteristics（unless otherwise noted， $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{Vcc}=8 \mathrm{~V}, \mathrm{f}=1 \mathrm{kHz}, \mathrm{RL}=8 \Omega$ ）

| Parameter | Symbol | Min． | Typ． | Max． | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Quiescent current | 10 | 8 | 13 | 18 | mA | No load |
| Bias pin voltage | Vbias | 3.40 | 3.70 | 4.00 | V |  |
| Bias pin voltage variance | $\triangle$ Vbias | $-30$ | － | 30 | mV | 1 mA Source，sink |
| Mute－off voltage | VMON | 2.0 | － | － | $V$ |  |
| Mute－on voltage | V MOFF | － | － | 0.5 | $V$ |  |
| 〈Drivers（other than spindle〉 |  |  |  |  |  |  |
| Input high level voltage | $\mathrm{V}_{\text {IH }}$ | 2.4 | － | － | V |  |
| Input low level voltage | VIL | － | － | 0.5 | $V$ |  |
| Input high level current | ІІн | 170 | 310 | 450 | $\mu \mathrm{A}$ | $V_{1 N}=5 \mathrm{~V}$ |
| Input low level current | IIL | －10 | － | 0 | $\mu \mathrm{A}$ | $\mathrm{V}_{1 \mathrm{~N}}=0 \mathrm{~V}$ |
| Output voltage，offset | Voo | $-30$ | － | 30 | mV | （same for spindle） |
| Output high level voltage | Vohd | 5.2 | 5.6 | － | $V$ | $\mathrm{Fin}_{\text {IN }}=5 \mathrm{~V}, \mathrm{R}_{\text {IN }}=0 \mathrm{~V}$ |
| Output low level voltage | Vold | － | 1.3 | 1.6 | $V$ | $\mathrm{FiN}_{\text {IN }}=0 \mathrm{~V}, \mathrm{R}_{\text {IN }}=5 \mathrm{~V}$ |
| Constant current | ICONST | 14 | 22 | 30 | $\mu \mathrm{A}$ |  |
| Internal integral capacitance | C | － | 24 | － | pF |  |
| Current pulse rise time 1 | $\Delta \operatorname{tr}$ | － | 0.08 | 1 | $\mu \mathrm{s}$ | At startup |
| Current pulse fall time 2 | $\Delta t f$ | － | 0.55 | 1 | $\mu \mathrm{s}$ | At shutdown |
| Current pulse time differential | $\Delta t r-f$ | －160 | － | 160 | $\mu \mathrm{s}$ |  |
| Drive linearity | LIN | 90 | 100 | 110 | $\%$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {REF }} \pm 0.5,1,1.5 \mathrm{~V}^{* 1}$ |
| Ripple rejection | RR | － | 70 | － | dB | $\mathrm{V}_{\mathrm{IN}}=100 \mathrm{mV}$ ms，${ }^{\text {c }}$ ， 100 Hz |
| 〈Spindle driver〉 |  |  |  |  |  |  |
| Input bias current | ls | － | 10 | 300 | nA |  |
| Synchronous input voltage | VICM | 1.6 | － | 6.4 | V |  |
| Max．output voltage high | Vohd | 5.2 | 5.6 | － | V |  |
| Max．output voltage low | Vold | － | 1.3 | 1.55 | V |  |
| Voltage gain | Gvc | 8.0 | 10.5 | 13.0 | dB |  |
| Slew rate | SR | － | 2 | － | $\mathrm{V} / \mu \mathrm{s}$ |  |
| Ripple rejection | RRs | － | 70 | － | dB | $\mathrm{V}_{\mathrm{IN}}=100 \mathrm{mV}$ rms， 100 Hz |

（0）Not designed for radiation resistance．
$* 1$ If $V_{0}=V_{01}$ when $V_{\mathbb{N}}=V_{\text {ref }} \pm 0.5 V, V_{0}=V_{02}$ when $V_{\operatorname{IN}}=V_{r e f} \pm 1.0 \mathrm{~V}$ ，and $V_{0}=V_{3}$ when $V_{\mathbb{I}}=V_{r e f} \pm 1.5 \mathrm{~V}$ ， then $\mathrm{LiN}_{\mathrm{N}}=(\mathrm{VO}-\mathrm{VO} 2) /(\mathrm{VO} 2 \cdot \mathrm{VO1}) \times 100 \%$ ．

Olnput / output circuits


Fig. 1
-Circuit operation
(1) Fig. 3 shows the inputs from the digital servo IC for $\mathrm{CH} 1-\mathrm{CH} 3$ drivers (all drivers except the spindle).
SW1 is on when the forward input signal (HIGH level, over 2.4 V ) is present. SW2 is on when the reverse input signal is present (Fig. 2)
The constant current ( ${ }_{1}$ ) at this time enters the RC and generates an integral waveform based on the duty of the input waveform. The BTL is output from BUF1 and BUF2 (Fig. 4).



Fig. 3
To maintain the HIGH level with forward (or reverse) input, the $D C$ voltage generated at point $A$ is :

$$
\mathrm{I}_{1} \times \mathrm{R} \doteqdot 2.5 \mathrm{~V} \text { (reverse : }-2.5 \mathrm{~V} \text { ) }
$$

This is the voltage generated relative $\mathrm{V}_{\text {ref. }}$. The setting is such that a voltage differential of 5 V is generated between output pins. The time constant is :

$$
R \times C=2.4 \mu \mathrm{sec}
$$

This can be increased by inserting a capacitor between point $A$ (pins 3, 11 and 18) and $V_{\text {ref. The }}$ The constant current (Iconst) given in the electrical characteristics refers to $\mathrm{I}_{1}$ and $\mathrm{I}_{2}$ in Fig. 2.

| F | R | SW1 | SW2 |
| :---: | :---: | :---: | :---: |
| L | L | OFF | OFF |
| L | H | OFF | ON |
| H | L | ON | OFF |
| H | H | OFF | OFF |

H • • 2.4V Max.
L••0.5V Min.


Fig. 4

## (2) CH 4 driver (spindle driver)

Pins 23 and 25 are shorted inside the IC. Bias amplitudes are the primary type of inputs assumed. The level shift circuit converts the pre-stage amplifier output (centered on the bias level and impressed on pins 23 and 25) to positive and negative amplitudes centered on $V_{\text {ref. }}$. The level shift circuit's output is BTL-output from the buffer amplifier.
Because of the high input impedance, the IC is designed to accommodate a filter comprising attached resistors and capacitors.
(Example) For secondary filters


Fig. 5

- Electrical characteristics curves


Fig. 6 Thermal derating curve


Fig. 9 //O characteristics with pulse input (drivers $\mathrm{CH}_{1}-\mathrm{CH} 3$ )


Fig. 7 Spindle driver (CH4) I/O characteristics (load variation)


Fig. 10 Driver $\mathrm{CH}_{1}-\mathrm{CH} 3$ power supply voltage vs. output voltage


INPUT VOLTAGE : VIN (V)
Fig. 8 / / O characteristics of driver stages $\mathrm{CH} 1-\mathrm{CH} 3$


