

Document Title

2Bank x 512K x 16bits Synchronous DRAM

Revision History

Revision No.	History	Draft Date	Remark
0.1	Initial Draft	Feb. 2006	Preliminary
1.0	Final Revision	Apr. 2006	

This document is a general product description and is subject to change without notice. Hynix does not assume any responsibility for use of circuits described. No patent licenses are implied.

Rev. 1.0 / Apr. 2006

DESCRIPTION

THE Hynix HY57V161610F-Series is a 16,777,216-bits CMOS Synchronous DRAM, ideally suited for the main memory and graphic applications which require large memory density and high bandwidth. HY57V161610F-Series is organized as 2banks of 524,288x16.

HY57V161610F-Series is offering fully synchronous operation referenced to a positive edge clock. All inputs and outputs are synchronized with the rising edge of the clock input. The data paths are internally pipelined to achieve very high bandwidth. All input and output voltage levels are compatible with LVTTTL.

Programmable options include the length of pipeline (Read latency of 1,2 or 3), the number of consecutive read or write cycles initiated by a single control command (Burst length of 1,2,4,8 or full page), and the burst count sequence(sequential or interleave). A burst of read or write cycles in progress can be terminated by a burst terminate command or can be interrupted and replaced by a new burst read or write command on any cycle. (This pipeline design is not restricted by a '2N' rule.)

FEATURES


- Voltage: VDD, VDDQ 3.3V supply voltage
- All device pins are compatible with LVTTTL interface
- JEDEC standard 400mil 50pin TSOP-II with 0.8mm of pin pitch (Lead or Lead Free Package)
- All inputs and outputs referenced to positive edge of system clock
- Data mask function by UDQM, LDQM
- Internal two banks operation
- Auto refresh and self refresh
- 4096 Refresh cycles / 64ms
- Programmable Burst Length and Burst Type
 - 1, 2, 4, 8 or full page for Sequential Burst
 - 1, 2, 4 or 8 for Interleave Burst
- Programmable $\overline{\text{CAS}}$ Latency; 1, 2, 3 Clocks
- Burst Read Single Write operation

ORDERING INFORMATION (VDD(min) of HY57V161610FT(P)-5(I) series is 3.15V)

Part No.	Clock Frequency	Organization	Interface	Package
HY57V161610FT(P)-5(I)	200MHz	2Banks x 512Kbits x16I/O	LVTTTL	400mil 50TSOPII
HY57V161610FT(P)-6(I)	166MHz			
HY57V161610FT(P)-7(I)	143MHz			
HY57V161610FT(P)-H(I)	133MHz			

- Note: 1. HY57V161610FTP Series: Lead free, commercial temperature(0°C ~ 70°C.)
 2. HY57V161610FT Series: Leaded, commercial temperature(0°C ~ 70°C.)
 3. HY57V161610FTP-xxI Series: Lead free, Industrial temperature(-40°C ~ 85°C)
 4. HY57V161610FT-xxI Series: Leaded, Industrial temperature(-40°C ~ 85°C)

PIN CONFIGURATION




PIN DESCRIPTION

SYMBOL	TYPE	DESCRIPTION
CLK	INPUT	Clock: The system clock input. All other inputs are registered to the SDRAM on the rising edge of CLK
CKE	INPUT	Clock Enable: Controls internal clock signal and when deactivated, the SDRAM will be one of the states among (deep) power down, suspend or self refresh
\overline{CS}	INPUT	Chip Select: Enables or disables all inputs except CLK, CKE, and DQM
BA	INPUT	Bank Address: Select either one of banks during both \overline{RAS} and \overline{CAS} activity
A0 ~ A10	INPUT	Row Address: RA0 ~ RA10, Column Address: CA0 ~ CA7 Auto-precharge flag: A10
\overline{RAS} , \overline{CAS} , \overline{WE}	INPUT	Command Inputs: \overline{RAS} , \overline{CAS} and \overline{WE} define the operation Refer function truth table for details
UDQM, LDQM	INPUT	Data Mask: Controls output buffers in read mode and masks input data in write mode
DQ0 ~ DQ15	I/O	Data Input / Output: Multiplexed data input / output pin
VDD/VSS	SUPPLY	Power supply for internal circuits
VDDQ/VSSQ	SUPPLY	Power supply for output buffers
NC	-	No connection : These pads should be left unconnected

FUNCTIONAL BLOCK DIAGRAM

512K x 2Banks x 16 I/O Synchronous DRAM



BASIC FUNCTIONAL DESCRIPTION

Mode Register

BA	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
Bank Address	0	OP Code	0	0	CAS Latency			BT	Burst Length		

OP Code

A9	Write Mode
0	Burst Read and Burst Write
1	Burst Read and Single Write

Burst Type

A3	Burst Type
0	Sequential
1	Interleave

CAS Latency

A6	A5	A4	CAS Latency
0	0	0	Reserved
0	0	1	1
0	1	0	2
0	1	1	3
1	0	0	Reserved
1	0	1	Reserved
1	1	0	Reserved
1	1	1	Reserved

Burst Length

A2	A1	A0	Burst Length	
			A3 = 0	A3 = 1
0	0	0	1	1
0	0	1	2	2
0	1	0	4	4
0	1	1	8	8
1	0	0	Reserved	Reserved
1	0	1	Reserved	Reserved
1	1	0	Reserved	Reserved
1	1	1	Full Page	Reserved

ABSOLUTE MAXIMUM RATING

Parameter	Symbol	Rating	Unit	Note
Ambient Temperature	TA	0 ~ 70	°C	commercial temp.
		-40 ~ 85	°C	Industrial temp.
Storage Temperature	TSTG	-55 ~ 125	°C	
Voltage on Any Pin relative to VSS	VIN, VOUT	-1.0 ~ 4.6	V	
Voltage on VDD supply relative to VSS	VDD, VDDQ	-1.0 ~ 4.6	V	
Short Circuit Output Current	IOS	50	mA	
Power Dissipation	PD	1	W	
Soldering Temperature · Time	TSOLDER	260 · 10	°C · Sec	

- Note: 1. HY57V161610FTP Series: Lead free, commercial temperature(0°C ~ 70°C.)
 2. HY57V161610FT Series: Leaded, commercial temperature(0°C ~ 70°C.)
 3. HY57V161610FTP-xxI Series: Lead free, Industrial temperature(-40°C ~ 85°C)
 4. HY57V161610FT-xxI Series: Leaded, Industrial temperature(-40°C ~ 85°C)

DC OPERATING CONDITION (TA= 0 to 70°C, TA= -40 to 85°C,)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Power Supply Voltage	VDD, VDDQ	3.0	3.3	3.6	V	1, 4, 5
Input High Voltage	VIH	2.0	3.0	VDDQ+0.3	V	1, 2
Input Low Voltage	VIL	-0.3	-	0.8	V	1, 3

- Note: 1. All voltages are referenced to VSS = 0V
 2. VIH (max) is acceptable 4.6V AC pulse width with <=3ns of duration.
 3. VIL (min) is acceptable -1.5V AC pulse width with <=3ns of duration.
 4. VDD(min) is 3.15V when HY57V161610FT(P)-7 operates at $\overline{\text{CAS}}$ latency=2
 5. VDD(min) of HY57V161610FT(P)-5 is 3.15V

AC OPERATING TEST CONDITION (TA= 0 to 70°C⁴, TA= -40 to 85°C⁵)


Parameter	Symbol	Value	Unit	Note
AC Input High / Low Level Voltage	VIH / VIL	2.4 / 0.4	V	
Input Timing Measurement Reference Level Voltage	Vtrip	1.4	V	
Input Rise / Fall Time	tR / tF	1	ns	
Output Timing Measurement Reference Level Voltage	Voutref	1.4	V	
Output Load Capacitance for Access Time Measurement	CL	30	pF	1

- Note 1. See to Output Load Circuit Fig.
 2. VDD(min) is 3.15V when HY57V161610ET-7 operates at $\overline{\text{CAS}}$ latency=2 and tCK2=8.9ns
 3. VDD(min) of HY57V161610ET-5 is 3.15V
 4. HY57V161610FT(P) Series: Leaded, commercial temperature(0°C ~ 70°C.)
 5. HY57V161610FT(P)-xxI Series: Lead free, Industrial temperature(-40°C ~ 85°C)

CAPACITANCE ($T_A = 25\text{ }^\circ\text{C}$, $f = 1\text{MHz}$)

Parameter	Pin	Symbol	Min	Max	Unit
Input capacitance	CLK	C11	2.5	4.0	pF
	A0 ~ A10, BA, CKE, $\overline{\text{CS}}$, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, LDQM, UDQM	C12	2.5	5	pF
Data input / output capacitance	DQ0 ~ DQ15	CI/O	4	6.5	pF

OUTPUT LOAD CIRCUIT



DC CHARACTERISTICS I ($T_A = 0\text{ to }70\text{ }^\circ\text{C}$ ⁵⁾, $T_A = -40\text{ to }85\text{ }^\circ\text{C}$ ⁶⁾)

Parameter	Symbol	Min	Max	Unit	Note
Power Supply Voltage	VDD	3.0	3.6	V	1, 2
Input Leakage Current	ILI	-1	1	uA	3
Output Leakage Current	ILO	-1	1	uA	4
Output High Voltage	VOH	2.4	-	V	I _{OH} = -4mA
Output Low Voltage	VOL	-	0.4	V	I _{OL} = +4mA

Note :

1. VDD(min) is 3.15V when HY57V161610FT(P)-7 operates at $\overline{\text{CAS}}$ latency=2 and tCK2=8.9ns.
2. VDD(min) of HY57V161610FT(P)-5 is 3.15V
3. VIN = 0 to 3.6V, All other pins are not under test = 0V
4. DOUT is disabled, VOUT=0 to 3.6V
5. HY57V161610FT(P) Series: Leaded, commercial temperature(0°C ~ 70°C.)
6. HY57V161610FT(P)-xxI Series: Lead free, Industrial temperature(-40°C ~ 85°C)

DC CHARACTERISTICS II ($T_A = 0$ to 70°C ⁴, $T_A = -40$ to 85°C ⁵)

Parameter	Symbol	Test Condition	Speed				Unit	Note	
			5	6	7	H			
Operating Current	IDD1	Burst length=1, One bank active $t_{RC} \geq t_{RC}(\text{min})$, $I_{OL}=0\text{mA}$	130	120	110	110	mA	2	
Precharge Standby Current in power down mode	IDD2P	$\text{CKE} \leq V_{IL}(\text{max})$, $t_{CK} = 15\text{ns}$	2				mA		
	IDD2PS	$\text{CKE} \leq V_{IL}(\text{max})$, $t_{CK} = \infty$	1						
Precharge Standby Current in non power down mode	IDD2N	$\text{CKE} \geq V_{IH}(\text{min})$, $\text{CS} \geq V_{IH}(\text{min})$, $t_{CK} = 15\text{ns}$ Input signals are changed one time during 2clks. All other pins $\geq V_{DD}-0.2\text{V}$ or $\leq 0.2\text{V}$	25				mA		
	IDD2NS	$\text{CKE} \geq V_{IH}(\text{min})$, $t_{CK} = \infty$ Input signals are stable.	15						
Active Standby Current in power down mode	IDD3P	$\text{CKE} \leq V_{IL}(\text{max})$, $t_{CK} = 15\text{ns}$	3.0				mA		
	IDD3PS	$\text{CKE} \leq V_{IL}(\text{max})$, $t_{CK} = \infty$	3.0						
Active Standby Current in non power down mode	IDD3N	$\text{CKE} \geq V_{IH}(\text{min})$, $\text{CS} \geq V_{IH}(\text{min})$, $t_{CK} = 15\text{ns}$ Input signals are changed one time during 2clks. All other pins $\geq V_{DD}-0.2\text{V}$ or $\leq 0.2\text{V}$	50				mA		
	IDD3NS	$\text{CKE} \geq V_{IH}(\text{min})$, $t_{CK} = \infty$ Input signals are stable.	30						
Burst Mode Operating Current	IDD4	$t_{CK} \geq t_{CK}(\text{min})$, $I_{OL}=0\text{mA}$ All banks active	CL=3	130	120	110	110	mA	3
			CL=2	-	110	110	-		
Auto Refresh Current	IDD5	$t_{RC} \geq t_{RC}(\text{min})$, All banks active	130	110	110	110	mA		
Self Refresh Current	IDD6	$\text{CKE} \leq 0.2\text{V}$	2				mA		

Note :

1. $V_{DD}(\text{min})$ is 3.15V when HY57V161610FT(P)-7 operates at $\overline{\text{CAS}}$ latency=2 and $t_{CK2}=8.9\text{ns}$.
2. $V_{DD}(\text{min})$ of HY57V161610FT-5 is 3.15V
3. IDD1 and IDD4 depend on output loading and cycle rates. Specified values are measured with the output open.
4. HY57V161610FT(P) Series: Leaded, commercial temperature($0^{\circ}\text{C} \sim 70^{\circ}\text{C}$.)
5. HY57V161610FT(P)-xxI Series: Lead free, Industrial temperature($-40^{\circ}\text{C} \sim 85^{\circ}\text{C}$)

AC CHARACTERISTICS I (AC operating conditions unless otherwise noted)

Parameter		Sym- bol	5		6		7		H		Unit	Note
			Min	Max	Min	Max	Min	Max	Min	Max		
System Clock Cycle Time	CL = 3	tCK3	5.0	1000	6.0	1000	7.0	1000	7.5	1000	ns	
	CL = 2	tCK2	10		10		10		10			
Clock High Pulse Width		tCHW	2.0	-	2.0	-	2.0	-	2.5	-	ns	1
Clock Low Pulse Width		tCLW	2.0	-	2.0	-	2.0	-	2.5	-	ns	1
Access Time From Clock	CL = 3	tAC3	-	4.5	-	5.4	-	5.4	-	5.4	ns	2
	CL = 2	tAC2	-	6.0	-	6.0	-	6.0	-	6.0	ns	
Data-out Hold Time		tOH	2.0	-	2.0	-	2.5	-	2.5	-	ns	
Data-Input Setup Time		tDS	1.5	-	1.5	-	1.5	-	1.5	-	ns	1
Data-Input Hold Time		tDH	0.8	-	0.8	-	0.8	-	0.8	-	ns	1
Address Setup Time		tAS	1.5	-	1.5	-	1.5	-	1.5	-	ns	1
Address Hold Time		tAH	0.8	-	0.8	-	0.8	-	0.8	-	ns	1
CKE Setup Time		tCKS	1.5	-	1.5	-	1.5	-	1.5	-	ns	1
CKE Hold Time		tCKH	0.8	-	0.8	-	0.8	-	0.8	-	ns	1
Command Setup Time		tCS	1.5	-	1.5	-	1.5	-	1.5	-	ns	1
Command Hold Time		tCH	0.8	-	0.8	-	0.8	-	0.8	-	ns	1
CLK to Data Output in Low-Z Time		tOLZ	1.0	-	1.0	-	1.5	-	1.5	-	ns	
CLK to Data Output in High-Z Time	CL = 3	tOHZ3	-	4.5	-	5.4	-	5.4	-	5.4	ns	
	CL = 2	tOHZ2	-	6.0	-	6.0	-	6.0	-	6.0	ns	

Note: 1. Assume t_R / t_F (input rise and fall time) is 1ns. If t_R & $t_F > 1ns$, then $[(t_R+t_F)/2-1]ns$ should be added to the parameter.
2. Access time to be measured with input signals of 1V/ns edge rate, from 0.8V to 0.2V. If $t_R > 1ns$, then $(t_R/2-0.5)ns$ should be added to the parameter.

AC CHARACTERISTICS II (AC operating conditions unless otherwise noted)

Parameter		Sym- bol	5		6		7		H		Unit	Note
			Min	Max	Min	Max	Min	Max	Min	Max		
RAS Cycle Time	Operation	tRC	55	-	60	-	63	-	63	-	ns	
RAS Cycle Time	Auto Refresh	tRRC	55	-	60	-	63	-	63	-	ns	
RAS to CAS Delay		tRCD	15	-	18	-	20	-	20	-	ns	
RAS Active Time		tRAS	38.7	100K	42	100K	42	100K	42	120K	ns	
RAS Precharge Time		tRP	15	-	18	-	20	-	20	-	ns	
RAS to RAS Bank Active De- lay		tRRD	10	-	12	-	14	-	15	-	ns	
CAS to CAS Delay		tCCD	1	-	1	-	1	-	1	-	CLK	
Write Command to Data-In Delay		tWTL	0	-	0	-	0	-	0	-	CLK	
Data-in to Precharge Com- mand		tDPL	2	-	2	-	2	-	2	-	CLK	2
Data-In to Active Command		tDAL	tDPL + tRP									
DQM to Data-Out Hi-Z		tDQZ	2	-	2	-	2	-	1	-	CLK	
DQM to Data-In Mask		tDQM	0	-	0	-	0	-	0	-	CLK	
MRS to New Command		tMRD	2	-	2	-	2	-	2	-	CLK	
Precharge to Data Output High-Z	CL = 3	tPROZ3	3	-	3	-	3	-	3	-	CLK	
	CL = 2	tPROZ2	2	-	2	-	2	-	2	-	CLK	
Power Down Exit Time		tDPE	1	-	1	-	1	-	1	-	CLK	
Self Refresh Exit Time		tSRE	1	-	1	-	1	-	1	-	CLK	1
Refresh Time		tREF	-	64	-	64	-	64	-	64	ms	

Note: 1. A new command can be given tRRC after self refresh exit.

COMMAND TRUTH TABLE

Command		CKEn-1	CKEn	CS	RAS	CAS	WE	DQM	ADDR	A10/AP	BA	Note
Mode Register Set		H	X	L	L	L	L	X	OP code			
No Operation		H	X	H	X	X	X	X	X			
				L	H	H	H					
Bank Active		H	X	L	L	H	H	X	RA		V	
Read		H	X	L	H	L	H	X	CA	L	V	
Read with Autopre-charge										H		
Write		H	X	L	H	L	L	X	CA	L	V	
Write with Autopre-charge										H		
Precharge All Banks		H	X	L	L	H	L	X	X	H	X	
Precharge selected Bank										L	V	
Burst Stop		H	X	L	H	H	L	X	X			
DQM		H	X					V	X			
Auto Refresh		H	H	L	L	L	H	X	X			
Burst-Read-Single-WRITE		H	X	L	L	L	L	X	A9 ball High (Other balls OP code)			MRS Mode
Self Refresh ¹	Entry	H	L	L	L	L	H	X	X			
	Exit	L	H	H	X	X	X	X				
L				H	H	H						
Precharge power down	Entry	H	L	H	X	X	X	X	X			
				L	H	H	H					
	Exit	L	H	H	X	X	X	X				
				L	H	H	H					
Clock suspend	Entry	H	L	H	X	X	X	X	X			
				L	V	V	V					
	Exit	L	H	X				X				

PACKAGE INFORMATION

400mil 50pin Thin Small Outline Package (TC)
1Mx16 Synchronous DRAM

