## 32-Bit Proprietary Microcontroller CMOS

## FR60 MB91301 Series

## MB91302A/V301A

## ■ DESCRIPTION

The MB91301 series are a line of microcontrollers based on a 32-bit RISC CPU core (FR family), incorporating a variety of I/O resources and a bus control mechanism for embedded control that requires the processing of a high-performance, fast CPU as well as an SDRAM interface that can connect SDRAM directly to the chip.
The large address space supported by the 32-bit CPU addressing means that operation is primarily based on external bus access although instruction cache memory of 4 Kbytes and RAM of 4 Kbytes ( for data) are included for high-speed execution of CPU instructions.
The MB91302A and MB91V301A are FR60 products based on the FR30/40 CPU with enhanced bus access for higher speed operation. The device specifications include a D/A converter to facilitate motor control and are ideal for use in DVD players that support fly-by transfer.

## ■ FEATURES

The MB91301 series is a line of ICs with various programs embedded in internal ROM.

| ROM variation | Built-in the real <br> time OS version | Built-in IPL <br> Product name | Internal Program Loader) version | User ROM <br> version |
| :--- | :---: | :---: | :---: | :---: |
| MB91302A | $O$ | $O$ | Without ROM <br> version |  |

(Continued)

## PACKAGES



## MB91301 Series

## 1. $\mathrm{FR} C P \mathrm{C}$

- 32-bit RISC, load/store architecture, 5-stage pipeline
- 68 MHz internal operating frequency (Max) [external (Max) 68 MHz ] (when using PLL with base frequency (Max) $=17 \mathrm{MHz}$ )
- General purpose registers : 32 bits $\times 16$
- 16 -bit fixed length instructions (basic instructions) , 1 instruction per cycle
- Instruction set optimized for embedded applications: Memory-to-memory transfer, bit manipulation, barrel shift etc.
- Instructions adapted for high-level languages : Function entry/exit instructions, multiple-register load/store instructions
- Easier assembler coding : Register interlock function
- Branch instructions with delay slots : Reduced overhead time in branch executions
- Built-in multiplier with instruction-level support

Signed 32-bit multiplication: 5 cycles
Signed 16-bit multiplication: 3 cycles

- Interrupt (PC, PS save) : 6 cycles, 16 priority levels

2. Bus interface

- Operating frequency : Max 68 MHz (when using SDRAM)
- Full 24-bit address output (16 Mbytes memory space)
- 8-bit, 16-bit or 32-bit data input/output
- Built-in pre-fetch buffer
- Unused data and address pins can be used as general-purpose input/output ports.
- Eight fully independent chip select outputs, can be set in minimum 64 Kbytes units.
- Supports the following memory interfaces

Asynchronous SRAM, asynchronous ROM/Flash
Page mode ROM/Flash ROM (selectable page size $=1,2,4$, or 8 )
Burst mode ROM/Flash ROM (MBM29BL160D/161D/162D)

- SDRAM (FCRAM Type, CAS Latency 1 to $8,2 / 4$ bank products.)
- Address/Data multiplex bus (only 8/16-bit width)
- Basic bus cycle : 2 cycles
- Automatic wait cycle generation function can insert wait cycles, independently programmable for each memory area.
- RDY input for external wait cycles
- Endian setting of byte ordering (Big/Little)
$\overline{\mathrm{CSO}}$ area only for big endian
- Prohibition setting of write (only for Read)
- Permission/prohibition setting of fetch into built-in cache
- Permission/prohibition setting of prefetch function
- DMA supports fly-by transfer with independent I/O wait control
- External bus arbitration can be used using BRQ and BGRNT.

3. Built-in memory

- 4 Kbytes DATA RAM
- 4 Kbytes RAM (MB91302A)


## MB91301 Series

## 4. Instruction cache

- Size : 4 Kbytes
- 2-way set associative
- 128 blocks/way, 4 entries/block
- Lock function enables program code to be made cache-resident
- Areas not used for instruction cache can be used as instruction RAM

5. DMAC (DMA Controller)

- 5-channel (2-channel external-to-external)
- 3 transfer triggers : External pin, internal peripheral, software
- Capable of selecting an internal peripheral as a transfer source freely for each channel
- Addressing using 32-bit full addressing mode (increment, decrement, fixed)
- Transfer modes : Demand transfer, burst transfer, step transfer, or block transfer
- Supports fly-by transfer (between external I/O and memory)
- Selectable transfer data size : 8, 16, or 32-bit


## 6. Bit search module

- Searches words from MSB for position of first $1 / 0$ bit value change

7. Reload Timers

- 16-bit timer : 3 channels
- Internal clock : 2 clock cycle resolution, divide by 2/8/32 selective

8. UART

- Full duplex, double buffer UART
- Independent 3 channels
- Data length : 7 bits to 9 bits (without parity), 6 bits to 8 bits (with parity)
- Asynchronous (start-stop synchronized) or CLK-synchronous communications selectable Multi-processor mode
- Built-in 16-bit timer (U-TIMER) as a baud rate generator to generate arbitrary baud rates
- External clock can be used as transfer clock
- Variety of error detection functions (parity, frame, overrun)


## 9. Interrupt controller

- External interrupt input : 1 non-maskable interrupt pin and 8 normal interrupt pins (INTO to INT7)
- Internal internal resources : UART, DMAC, A/D, U-TIMER, Delay interrupt, ${ }^{2}$ $C$, Free-run timer, Input capture
- Programmable priorities (16 levels) for all interrupts except the non-maskable interrupt


## 10. A/D converter

- 10-bit resolution, 4 channels
- Successive approximation type, conversion time : $4.1 \mu \mathrm{~s}$ at 34 MHz
- Built-in sample and hold circuit
- Conversion modes : Single conversion mode, scan conversion mode and repeat conversion mode selectable
- Conversion triggers : Software, external trigger and built-in timer selectable


## 11. $I^{2} C^{*}$ interface

- Internal 2-channels master/slave transmit/receive
- Internal arbitration function, clock synch function


## 12. Free-run timer

- 16 bit : 1channel


## MB91301 Series

(Continued)

## 13. Input capture

- 4 channels


## 14. Other interval timers

- 16-bit timer : 3 channels (U-TIMER)
- PPG timer : 4 channels
- Watchdog timer : 1 channel


## 15. Other features

- Reset resources : watchdog timer/software reset/external reset (INIT pin)
- Power-saving modes : Stop mode, sleep mode
- Clock control

Gear function : Allows arbitrary different operating clock frequencies to be set for the CPU and peripherals. You can select one of the 16 gear clock factors of $1 / 1$ to $1 / 16$. PLL multiplication can also be selected. Note, however, that peripherals operate at a maximum of 34 MHz .

- CMOS technology : $0.25 \mu \mathrm{~m}$
- Power supply (analog power supply): $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ (internal regulator used)
*: Purchase of Fujitsu $I^{2} \mathrm{C}$ components conveys a license under the Philips $I^{2} \mathrm{C}$ Patent Rights to use, these components in an ${ }^{2} \mathrm{C}$ system provided that the system conforms to the ${ }^{2} \mathrm{C}$ Standard Specification as defined by Philips.

■ PRODUCT LINEUP

|  | MB91302A | MB91V301A |
| :--- | :---: | :---: |
| Type | Mask ROM product <br> (for volume production) | Evaluation version <br> (For evaluation and develop- <br> ment) |
| RAM | 4 Kbytes <br> (only for data) | 16 Kbytes <br> (data 8 KB+8 KB) |
| ROM | 4 Kbytes <br> ROM has non-ROM model, the optimal real time <br> OS internal model <br> Loader) internal model the IPL (Internal Program adding the user ROM <br> model. | 8 Kbytes (RAM) |
| DSU | - | DSU4 |
| Package | LQFP-144 <br> $(0.4 ~ m m ~ p i t c h) ~$ | PGA-179 |

*1 : The Fujitsu product of real time OS REALOS/FR by conforming to the $\mu$ ITRON 3.0 is stored and optimized with the MB91302A.
*2 : The ROM stores the IPL (Internal Program Loader). Loading various programs can be executed from the external system by the internal UART/SIO. Using this function, for example, writing on board to the Flash memory connected to the external can be executed.

## MB91301 Series

## PIN ASSIGNMENTS

- MB91302A

(FPT-144P-M12)


## MB91301 Series

- MB91V301A
(TOP VIEW)

(PGA-179C-A03)


## MB91301 Series

- MB91V301A Pin No. Table

| No. | PIN | Pin Name | No. | PIN | Pin Name | No. | PIN | Pin Name |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | E5 | N.C. | 31 | B10 | $V_{\text {ss }}$ | 61 | E15 | A07 |
| 2 | C3 | P13/D11 | 32 | C10 | Vcc | 62 | G12 | Vss |
| 3 | C4 | Vss | 33 | A11 | P80/RDY | 63 | G13 | Vcc |
| 4 | B3 | Vcc | 34 | B11 | P81/BGRNT | 64 | G14 | A08 |
| 5 | A1 | P14/D12 | 35 | D10 | P82/BRQ | 65 | F15 | A09 |
| 6 | D5 | P15/D13 | 36 | C11 | $\overline{\mathrm{RD}}$ | 66 | G15 | A10 |
| 7 | A2 | P16/D14 | 37 | A12 | DQMUU/ $\overline{\mathrm{WRO}}$ ( $\overline{\mathrm{UUB}}$ ) | 67 | H14 | A11 |
| 8 | C5 | P17/D15 | 38 | B12 | $\begin{aligned} & \mathrm{P} 85 / \mathrm{DQMUL} \overline{\mathrm{WR} 1} \\ & (\overline{\mathrm{ULB}}) \end{aligned}$ | 68 | H12 | A12 |
| 9 | B4 | Vss | 39 | A13 | P86/DQMLU/후2 (LUB) | 69 | H13 | A13 |
| 10 | A3 | Vcc | 40 | D11 | $\begin{aligned} & \hline \text { P87/DQMLL/"̄R3 } \\ & (\overline{\mathrm{LLB}}) \end{aligned}$ | 70 | H15 | A14 |
| 11 | D6 | P20/D16 | 41 | C12 | Vss | 71 | J15 | A15 |
| 12 | C6 | P21/D17 | 42 | B13 | Vcc | 72 | J14 | Vss |
| 13 | B5 | P22/D18 | 43 | A14 | P90/SYSCLK | 73 | J13 | Vcc |
| 14 | B6 | P23/D19 | 44 | B14 | P91/MCLKE | 74 | J12 | P60/A16 |
| 15 | A4 | P24/D20 | 45 | D12 | P92/MCLK | 75 | K15 | P61/A17 |
| 16 | A5 | P25/D21 | 46 | E11 | P93 | 76 | K14 | P62/A18 |
| 17 | D7 | P26/D22 | 47 | C13 | Vss | 77 | K13 | P63/A19 |
| 18 | C7 | P27/D23 | 48 | D13 | Vcc | 78 | L15 | SDA0/P64/A20 |
| 19 | B7 | Vss | 49 | C14 | P94/SRAS/ $\overline{\mathrm{LBA}} / \overline{\mathrm{AS}}$ | 79 | L14 | SCL0/P65/A21 |
| 20 | A6 | Vcc | 50 | A15 | P95/SCAS/BAA | 80 | K12 | SDA1/P66/A22 |
| 21 | A7 | D24 | 51 | E12 | P96/SWE/WR | 81 | L13 | SCL1/P67/A23 |
| 22 | B8 | D25 | 52 | B15 | Vss | 82 | M15 | Vcc |
| 23 | D8 | D26 | 53 | E13 | Vcc | 83 | M14 | Vcc |
| 24 | C8 | D27 | 54 | D14 | A00 | 84 | N15 | EWR3 |
| 25 | A8 | Vss | 55 | C15 | A01 | 85 | L12 | EWR2 |
| 26 | A9 | Vcc | 56 | F12 | A02 | 86 | M13 | EWR1 |
| 27 | B9 | D28 | 57 | F13 | A03 | 87 | N14 | EWR0 |
| 28 | C9 | D29 | 58 | E14 | A04 | 88 | P15 | ECS |
| 29 | D9 | D30 | 59 | F14 | A05 | 89 | P14 | EMRAM |
| 30 | A10 | D31 | 60 | D15 | A06 | 90 | M12 | ICD3 |

(Continued)

## MB91301 Series

(Continued)

| No. | PIN | Pin Name | No. | PIN | Pin Name | No. | PIN | Pin Name |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 91 | L11 | ICD2 | 121 | P6 | SOT0/PJ1 | 151 | L1 | Vcc |
| 92 | N13 | ICD1 | 122 | N6 | SCK0/PJ2 | 152 | J4 | $\overline{\text { INIT }}$ |
| 93 | N12 | ICDO | 123 | R5 | SIN1/PJ3 | 153 | J3 | $\overline{\mathrm{NMI}}$ |
| 94 | P13 | Vss | 124 | P5 | SOT1/PJ4 | 154 | J2 | Vss |
| 95 | R15 | Vcc | 125 | M6 | SCK1/PJ5 | 155 | K1 | Vcc |
| 96 | M11 | BREAK | 126 | N5 | PPG0/PJ6 | 156 | J1 | $\overline{\text { CSO} / P A 0 ~}$ |
| 97 | R14 | ICLK | 127 | R4 | TRG0/PJ7 | 157 | H2 | CS1/PA1 |
| 98 | N11 | ICS2 | 128 | P4 | TINO/PH0 | 158 | H4 | CS2/PA2 |
| 99 | P12 | ICS1 | 129 | R3 | TIN1/PPG3/PH1 | 159 | H3 | $\overline{\mathrm{CS3}} / \mathrm{PA} 3$ |
| 100 | R13 | ICS0 | 130 | M5 | TIN2/TRG3/PH2 | 160 | H1 | CS4/TRG2/PA4 |
| 101 | M10 | TRST | 131 | N4 | Vss | 161 | G1 | CS5/PPG2/PA5 |
| 102 | N10 | C | 132 | P3 | C | 162 | G2 | CS6/PA6 |
| 103 | P11 | AV cc | 133 | R2 | DREQ0/PB0 | 163 | G3 | CS7/PA7 |
| 104 | P10 | AVRH | 134 | P2 | DACK0/PB1 | 164 | G4 | Vss |
| 105 | R12 | AVR | 135 | M4 | DEOP0/PB2 | 165 | F1 | Vcc |
| 106 | R11 | AN3 | 136 | L5 | DREQ1/PB3 | 166 | F2 | D00/P00 |
| 107 | M9 | AN2 | 137 | N3 | DACK1/TRG1/PB4 | 167 | F3 | D01/P01 |
| 108 | N9 | AN1 | 138 | M3 | DEOP1/PPG1/PB5 | 168 | E1 | D02/P02 |
| 109 | P9 | ANO | 139 | N2 | $\overline{\text { OWR/PB6 }}$ | 169 | E2 | D03/P03 |
| 110 | R10 | AVss/AVRL | 140 | R1 | $\overline{\text { IORD/PB7 }}$ | 170 | F4 | Vss |
| 111 | R9 | INT0/PGO/ICU0 | 141 | L4 | Vcc | 171 | E3 | Voc |
| 112 | P8 | INT1/PG1/ICU1 | 142 | P1 | Vss | 172 | D1 | D04/P04 |
| 113 | M8 | INT2/PG2/ICU2 | 143 | L3 | X0 | 173 | D2 | D05/P05 |
| 114 | N8 | INT3/PG3/ICU3 | 144 | M2 | X1 | 174 | C1 | D06/P06 |
| 115 | R8 | INT4/ATG/PG4/FRCK | 145 | N1 | Vss | 175 | E4 | D07/P07 |
| 116 | R7 | INT5/SIN2/PG5 | 146 | K4 | Vcc | 176 | D3 | Vss |
| 117 | P7 | INT6/SOT2/PG6 | 147 | K3 | MD0 | 177 | C2 | Voc |
| 118 | N7 | INT7/SCK2/PG7 | 148 | L2 | MD1 | 178 | B1 | D08/P10 |
| 119 | M7 | Vcc | 149 | K2 | MD2 | 179 | B2 | D09/P11 |
| 120 | R6 | SIN0/PJ0 | 150 | M1 | Vcc | 180 | D4 | D10/P12 |

## MB91301 Series

## PIN DESCRIPTIONS

- Except for Power supply, GND, and Tool pins

| Pin no. |  | Pin name | I/O circuit type | Function |
| :---: | :---: | :---: | :---: | :---: |
| MB91302A | MB91V301A |  |  |  |
| 132 to 139 | $\begin{aligned} & 166 \text { to } 169 \\ & 172 \text { to } 175 \end{aligned}$ | D00 to D07 | J | External data bus bits 0 to 7 . It is available in the external bus mode. |
|  |  | P00 to P07 |  | Can be used as ports in 8-bit or 16-bit external bus mode. |
| $\begin{gathered} 142 \text { to } 144, \\ 1 \text { to } 5 \end{gathered}$ | $\begin{gathered} 178 \text { to } 180,2, \\ 5 \text { to } 8 \end{gathered}$ | D08 to D15 | J | External data bus bits 8 to 15 . It is available in the external bus mode. |
|  |  | P10 to P17 |  | Can be used as ports in 8-bit or 16-bit external bus mode. |
| 8 to 15 | 11 to 18 | D16 to D23 | J | External data bus bits 16 to 23. It is available in the external bus mode. |
|  |  | P20 to P27 |  | Can be used as ports in 8-bit external bus mode. |
| 18 to 25 | $\begin{aligned} & 21 \text { to } 24, \\ & 27 \text { to } 30 \end{aligned}$ | D24 to D31 | C | External data bus bits 24 to 31 . It is available in the external bus mode. |
| 28 | 33 | RDY | J | External ready input. The pin has this function when external ready input is enabled. |
|  |  | P80 |  | General purpose input/output port. The pin has this function when external ready input is disabled. |
| 29 | 34 | $\overline{\text { BGRNT }}$ | J | Acknowledge output for external bus release. Outputs "L" when the external bus is released. The pin has this function when output is enabled. |
|  |  | P81 |  | General purpose input/output port. The pin has this function when output is disabled for external bus release acknowledge. |
| 30 | 35 | BRQ | $J$ | External bus release request input. Input "1" to request release of the external bus. The pin has this function when input is enabled. |
|  |  | P82 |  | General purpose input/output port. The pin has this function when the external bus release request input is disabled. |
| 31 | 36 | $\overline{\mathrm{RD}}$ | C | External bus read strobe output. |
| 32 | 37 | $\overline{\mathrm{WRO}} /(\overline{\mathrm{UUB}}) /$ DQMUU | C | External bus write strobe output. When $\overline{W R}$ is used as the write strobe, this becomes the byte-enable pin (UUB). <br> Select signal (DQMUU) of D31 to D24 at using of SDRAM. |

(Continued)

| Pin no. |  | Pin name | I/O circuit type | Function |
| :---: | :---: | :---: | :---: | :---: |
| MB91302A | MB91V301A |  |  |  |
| 33 | 38 | WR1/ (ULB) / DQMUL | J | External bus write strobe output. The pin has this function when WR1 output is enabled. When WR is used as the write strobe, this becomes the byteenable pin ( ULB ). Select signal (DQMUL) of D23 to D16 at using of SDRAM. |
|  |  | P85 |  | General purpose input/output port. The pin has this function when the external bus write-enable output is disabled. |
| 34 | 39 | $\overline{\text { WR2 }}$ ( $\overline{\text { LUB }}) /$ DQMLU | J | External bus write strobe output. The pin has this function when $\overline{W R 2}$ output is enabled. When $\overline{W R}$ is used as the write strobe, this becomes the byteenable pin ( $\overline{\mathrm{LUB}}$ ). Select signal (DQMLU) of D08 to D05 at using of SDRAM. |
|  |  | P86 |  | General purpose input/output port. The pin has this function when the external bus write-enable output is disabled. |
| 35 | 40 | $\overline{\mathrm{WR} 3} /(\overline{\mathrm{LLB}}) /$ DQMLL | J | External bus write strobe output. The pin has this function when $\overline{W R 3}$ output is enabled. When $\overline{W R}$ is used as the write strobe, this becomes the byteenable pin ( $\overline{\mathrm{LLB}}$ ). Select signal (DQMLL) of D07 to D00 at using of SDRAM. |
|  |  | P87 |  | General purpose input/output port. The pin has this functions when the external bus write-enable output is disabled. |
| 36 | 43 | SYSCLK | C | System clock output. The pin has this function when system clock output is enabled. This outputs the same clock as the external bus operating frequency. (Output halts in stop mode.) |
|  |  | P90 |  | General purpose input/output port. The pin has this function when system clock output is disabled. |
| 37 | 40 | MCLKE | J | Clock enable signal for memory. |
|  |  | P91 |  | General purpose input/output port. The pin has this function when clock enable output is disabled. |
| 38 | 45 | MCLK | C | Memory clock output. The pin has this function when memory clock output is enabled. This outputs the same clock as the external bus operating frequency. (Output halts in sleep mode.) |
|  |  | P92 |  | General purpose input/output port. The pin has this function when memory clock output is disabled. |
| 39 | 46 | P93 | C | General purpose input/output port. |

(Continued)

## MB91301 Series

| Pin no. |  | Pin name | I/O circuit type | Function |
| :---: | :---: | :---: | :---: | :---: |
| MB91302A | MB91V301A |  |  |  |
| 40 | 49 | $\overline{\text { AS }}$ | J | Address strobe output. The pin has this function when ASE bit of port function register 9 is enabled "1". |
|  |  | $\overline{\text { LBA }}$ |  | Address strobe output for burst flash ROM. The pin has this function when $\overline{\text { ASE }}$ bit of port function register 9 is enabled " 1 ". |
|  |  | $\overline{\text { SRAS }}$ |  | RAS single for SDRAM. This pin has this function when $\overline{\text { ASE }}$ bit of port function register 9 is enabled "1". |
|  |  | P94 |  | General purpose input/output port. The pin has this function when ASE bit of port function register 9 is "0" general purpose port. |
| 41 | 50 | $\overline{B A A}$ | J | Address advance output for burst Flash ROM. The pin has this function when BAAE bit of port function register (PFR9) is enabled. |
|  |  | $\overline{\text { SCAS }}$ |  | CAS signal for SDRAM. This pin has this function when BAAE bit of port function register (PFR9) is enabled. |
|  |  | P95 |  | General purpose input/output port. The pin has this function when BAAE bit of port function register is general purpose port. |
| 42 | 51 | $\overline{\mathrm{WR}}$ | J | Memory write strobe output. This pin has this function when WRXE bit of port function register is enabled. |
|  |  | SWE |  | Write output for SDRAM. This pin has this function when WRXE bit of port function register is enabled. |
|  |  | P96 |  | General purpose input/output port. This pin has this function when WRXE bit of port function register is general purpose port. |
| 45 to 52 | 54 to 61 | A00 to A07 | C | External address bits 0 to 7 . |
| 55 to 62 | 64 to 71 | A08 to A15 | C | External address bits 8 to 15. |
| 64 to 67 | 74 to 77 | A16 to A19 | J | External address bits 16 to 19. It is available in external bus mode. |
|  |  | P60 to P63 |  | Can be used as ports when external address bus is not used. |

(Continued)

| Pin no. |  | Pin name | I/O circuit type | Function |
| :---: | :---: | :---: | :---: | :---: |
| MB91302A | MB91V301A |  |  |  |
| 68 | 78 | SDA0 | T | Data input pin for ${ }^{2} \mathrm{C}$ bus function. This function is enable when typical operation of $I^{2} \mathrm{C}$ is enable. The port output must remains off unless intentionally turned on. (Open drain output) (This function is only for MB91302A, MB91V301A.) |
|  |  | A20 |  | External address bus bit 20. This function is enable during prohibited $I^{2} \mathrm{C}$ operation and using external bus. |
|  |  | P64 |  | General-purpose I/O port. This function is enable during prohibited $I^{2} \mathrm{C}$ and nonused external address bus. |
| 69 | 79 | SCLO | T | CLK input pin for $I^{2} \mathrm{C}$ bus function. This function is enable when typical operation of ${ }^{2} \mathrm{C}$ is enable. The port output must remains off unless intentionally turned on. (open drain output) (This function is only for MB91302A, MB91V301A.) |
|  |  | A21 |  | External address bus bit 21. This function is enable during prohibited $I^{2} \mathrm{C}$ operation and using external bus. |
|  |  | P65 |  | General-purpose I/O port. This function is enable during prohibited $\mathrm{I}^{2} \mathrm{C}$ and nonused external address bus. |
| 70 | 80 | SDA1 | T | DATA input pin for $1^{2} \mathrm{C}$ bus function. This function is enable when typical operation of $I^{2} \mathrm{C}$ is enable. The output must remains off unless intentionally turned on. (open drain output) (This function is only for MB91302A, MB91V301A.) |
|  |  | A22 |  | External address bus bit 20. This function is enable during prohibited $I^{2} \mathrm{C}$ operation and using external bus. |
|  |  | P66 |  | General-purpose I/O port. This function is enable during prohibited $I^{2} \mathrm{C}$ and nonused external address bus. |

(Continued)

## MB91301 Series

| Pin no. |  | Pin name | I/O circuit type | Function |
| :---: | :---: | :---: | :---: | :---: |
| MB91302A | MB91V301A |  |  |  |
| 71 | 81 | SCL1 | T | CLK input pin for $I^{2} \mathrm{C}$ bus function. This function is enable when typical operation of $I^{2} \mathrm{C}$ is enable. The port output must remains off unless intentionally turned on. (open drain output) (This function is only for MB91302A, MB91V301A.) |
|  |  | A23 |  | External address bus bit 21. <br> This function is enable during prohibited $I^{2} \mathrm{C}$ operation and using external bus. |
|  |  | P67 |  | General-purpose I/O port. This function is enable during prohibited $I^{2} \mathrm{C}$ operation and nonused external address bus. |
| 76 to 79 | 106 to 109 | AN3 to AN0 | D | Analog input pin. |
| 81 to 84 | 111 to 114 | INT0 to INT3 | V | External interrupt inputs. These inputs are used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally. |
|  |  | PG0 to PG3 |  | General purpose input/output ports. |
|  |  | ICU0 to ICU3 |  | Input capture input pins. These inputs are used continuously when selected as input capture inputs. In this case, do not output to these ports unless doing so intentionally. |
| 85 | 115 | INT4 | V | External interrupt input. These inputs are used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally. |
|  |  | $\overline{\text { ATG }}$ |  | External trigger input for A/D converter. This input is used continuously when selected as the A/D converter start trigger. In this case, do not output to this port unless doing so intentionally. |
|  |  | PG4 |  | General purpose input/output ports. |
|  |  | FRCK |  | External clock input pin for free-run timer. This input is used continuously when selected as the external clock input pin for the free-run timer. In this case, do not output to this port unless doing so intentionally. |
| 86 | 116 | INT5 | V | External interrupt input. These inputs are used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally. |
|  |  | SIN2 |  | UART2 data input pin. This input is used continuously when UART2 is performing input. In this case, do not output to this port unless doing so intentionally. |
|  |  | PG5 |  | General purpose input/output port. |

(Continued)

| Pin no. |  | Pin name | I/O circuit type | Function |
| :---: | :---: | :---: | :---: | :---: |
| MB91302A | MB91V301A |  |  |  |
| 87 | 117 | INT6 | V | External interrupt input. This input is used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally. |
|  |  | SOT2 |  | UART2 data output pin. The pin has this function when UART2 data output is enabled. |
|  |  | PG6 |  | General purpose input/output port. |
| 88 | 118 | INT7 | V | External interrupt input. This input is used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally. |
|  |  | SCK2 |  | UART2 clock input/output pin. The pin has this function when UART2 clock output is enabled. |
|  |  | PG7 |  | General purpose input/output port. |
| 90 | 120 | SIN0 | U | UART0 data input pin. This input is used continuously when UARTO is performing input. In this case, do not output to this port unless doing so intentionally. |
|  |  | PJ0 |  | General purpose input/output port. |
| 91 | 121 | SOTO | U | UARTO data output pin. The pin has this function when UART0 data output is enabled. |
|  |  | PJ1 |  | General purpose input/output port. |
| 92 | 122 | SCKO | U | UARTO clock input/output pin. The pin has this function when UARTO clock output is enabled. |
|  |  | PJ2 |  | General purpose input/output port. |
| 93 | 123 | SIN1 | U | UART1 data input pin. This input is used continuously when UART1 is performing input. In this case, do not output to this port unless doing so intentionally. |
|  |  | PJ3 |  | General purpose input/output port. |
| 94 | 124 | SOT1 | U | UART1 data output pin. The pin has this function when UART1 data output is enabled. |
|  |  | PJ4 |  | General purpose input/output port. |
| 95 | 125 | SCK1 | U | UART1 clock input/output pin. The pin has this function when UART1 clock output is enabled. |
|  |  | PJ5 |  | General purpose input/output port. |
| 96 | 126 | PPG0 | U | PPG timer output. This pin has this function when PPG0 output is enabled. |
|  |  | PJ6 |  | General purpose input/output port. |

(Continued)

## MB91301 Series

| Pin no. |  | Pin name | I/O circuit type | Function |
| :---: | :---: | :---: | :---: | :---: |
| MB91302A | MB91V301A |  |  |  |
| 97 | 127 | TRGO | U | External trigger input for PPG timer. This input is used continuously when the corresponding timer input is enabled. In this case, do not output to this port unless doing so intentionally. |
|  |  | PJ7 |  | General purpose input/output port. |
| 98 | 128 | TINO | J | Reload timer input. This input is used continuously when the corresponding timer input is enabled. In this case, do not output to this port unless doing so intentionally. |
|  |  | PH0 |  | General purpose input/output port. |
| 99 | 129 | TIN1 | J | Reload timer input. This input is used continuously when the corresponding timer input is enabled. In this case, do not output to this port unless doing so intentionally. |
|  |  | PPG3 |  | PPG timer output. The pin has this function when PPG3 output is enabled. |
|  |  | PH1 |  | General purpose input/output port. |
| 100 | 130 | TIN2 | J | Reload timer input. This input is used continuously when the corresponding timer input is enabled. In this case, do not output to this port unless doing so intentionally. |
|  |  | TRG3 |  | External trigger input for PPG timer. This input is used continuously when the corresponding timer input is enabled. In this case, do not output to this port unless doing so intentionally. |
|  |  | PH2 |  | General purpose input/output port. |
| 103 | 133 | DREQ0 | J | External input for DMA transfer requests. This input is used continuously when selected as a DMA activation trigger. In this case, do not output to this port unless doing so intentionally. |
|  |  | PB0 |  | General purpose input/output port. |
| 104 | 134 | DACK0 | J | External acknowledge output for DMA transfer requests. The pin has this function when outputting DMA transfer request acknowledgement is enabled. |
|  |  | PB1 |  | General purpose input/output port. |
| 105 | 135 | DEOP0 | J | Completion output for DMA external transfer. The pin has this function when outputting DMA transfer completion is enabled. |
|  |  | PB2 |  | General purpose input/output port. |

(Continued)

| Pin no. |  | Pin name | I/O circuit type | Function |
| :---: | :---: | :---: | :---: | :---: |
| MB91302A | MB91V301A |  |  |  |
| 106 | 136 | DREQ1 | J | DMA External input for DMA transfer requests. This input is used continuously when selected as a DMA activation trigger. In this case, do not output to this port unless doing so intentionally. |
|  |  | PB3 |  | General purpose input/output port. The pin has this function when completion output and stop input are disabled for DMA transfer. |
| 107 | 137 | DACK1 | J | External acknowledge output for DMA transfer requests. The pin has this function when outputting DMA transfer request acknowledgement is enabled. |
|  |  | TRG1 |  | External trigger input for PPG timer. This input is used continuously when the corresponding timer input is enabled. In this case, do not output to this port unless doing so intentionally. |
|  |  | PB4 |  | General purpose input/output port. |
| 108 | 138 | DEOP1 | J | Completion output for DMA external transfer. The pin has this function when outputting DMA transfer completion is enabled. |
|  |  | PPG1 |  | PPG timer output. The pin has this function when PPG1 bit is enabled. |
|  |  | PB5 |  | General purpose input/output port. |
| 109 | 139 | $\overline{\text { IOWR }}$ | J | Write strobe output for DMA fly-by transfer. The pin has this function when outputting a write strobe for DMA fly-by transfer is enabled. |
|  |  | PB6 |  | General purpose input/output port. The pin has this function when outputting a write strobe for DMA fly-by transfer is disabled. |
| 110 | 140 | $\overline{\text { IORD }}$ | J | Read strobe output for DMA fly-by transfer. The pin has this function when outputting a read strobe for DMA fly-by transfer is disabled. |
|  |  | PB7 |  | General purpose input/output port. The pin has this function when outputting a write strobe for DMA fly-by transfer is disabled. |
| 112 | 143 | X0 | A | Clock (oscillation) input. |
| 113 | 144 | X1 | A | Clock (oscillation) output. |
| 116 to 118 | 147 to 149 | MD0 to MD2 | G | Mode pins 0 to 2. The levels applied to these pins set the basic operating mode. Connect $\mathrm{V}_{\mathrm{cc}}$ or $\mathrm{V}_{\mathrm{ss}}$. |
| 119 | 152 | $\overline{\text { INIT }}$ | B | External reset input (Reset to initialize settings) ("L" active) |
| 120 | 053 | $\overline{\mathrm{NMI}}$ | M | NMI (Non Maskable Interrupt) input ("L" active) |

(Continued)

## MB91301 Series

(Continued)

| Pin no. |  | Pin name | I/O circuit type | Function |
| :---: | :---: | :---: | :---: | :---: |
| MB91302A | MB91V301A |  |  |  |
| 122 | 156 | $\overline{\mathrm{CSO}}$ | J | Chip select 0 output. The pin has this function when chip select 0 output is enabled. |
|  |  | PAO |  | General purpose input/output port. The pin has this function when chip select 0 output is disabled. |
| 123 | 157 | $\overline{\mathrm{CS1}}$ | J | Chip select 1 output. The pin has this function when chip select 1 output is enabled. |
|  |  | PA1 |  | General purpose input/output port. The pin has this function when chip select 1 output is disabled. |
| 124 | 158 | $\overline{\mathrm{CS} 2}$ | J | Chip select 2 output. The pin has this function when chip select 2 output are enabled. |
|  |  | PA2 |  | General purpose input/output port. The pin has this function when chip select 2 output is disabled. |
| 125 | 159 | $\overline{\mathrm{CS3}}$ | J | Chip select 3 output. The pin has this function when chip select 3 output are enabled. |
|  |  | PA3 |  | General purpose input/output port. The pin has this function when chip select 3 output is disabled. |
| 126 | 160 | $\overline{\mathrm{CS4}}$ | J | Chip select 4 output. The pin has this function when chip select 4 output is enabled. |
|  |  | TRG2 |  | External trigger input for PPG timer. This input is used continuously when the corresponding timer input is enabled. In this case, do not output to this port unless doing so intentionally. |
|  |  | PA4 |  | General purpose input/output port. The pin has this function when chip select 4 output is disabled. |
| 127 | 161 | $\overline{\text { CS5 }}$ | J | Chip select 5 output. The pin has this function when chip select 5 output are enabled. |
|  |  | PPG2 |  | PPG timer output. The pin has this function when PPG2 bit is enabled. |
|  |  | PA5 |  | General purpose input/output port. The pin has this function when chip select 5 output and PPG timer output are disabled. |
| 128 | 162 | CS6 | J | Chip select 6 output. The pin has this function when chip select 6 output is enabled. |
|  |  | $\overline{\text { PA6 }}$ |  | General purpose input/output port. The pin has this function when chip select 6 output are disabled. |
| 129 | 163 | CS7 | J | Chip select 7 output. The pin has this function when chip select 7 output are enabled. |
|  |  | PA7 |  | General purpose input/output port. The pin has this function when chip select 7 output is disabled. |

## MB91301 Series

## I/O CIRCUIT TYPE

| Type | Circuit | Remarks |
| :---: | :---: | :---: |
| A |  | - Oscillation feedback resistance approx. $1 \mathrm{M} \Omega$ |
| B |  | - CMOS hysteresis input with pull-up resistor |
| C |  | -CMOS level I/O with standby control <br> - loL $=4 \mathrm{~mA}$ |
| D |  | - Analog input With switch |

(Continued)

## MB91301 Series

| Type | Circuit | Remarks |
| :---: | :---: | :---: |
| G |  | - CMOS level output No standby control |
| J |  | -With Pull-up control <br> - CMOS level I/O with standby control <br> -With Pull-up control <br> - loL $=4 \mathrm{~mA}$ |
| K |  | -With Pull-up control <br> -CMOS level output CMOS level hysteresis input with standby control $\cdot \mathrm{loL}=4 \mathrm{~mA}$ |
| L |  | -With Pull-up control <br> - CMOS level output CMOS level hysteresis input no standby control <br> - $\mathrm{loL}=4 \mathrm{~mA}$ |
| M |  | - CMOS level hysteresis input no standby control |

(Continued)

## MB91301 Series

| Type | Circuit | Remarks |
| :---: | :---: | :---: |
| N |  | - Output buffer <br> - CMOS level output <br> - $\mathrm{loL}=4 \mathrm{~mA}$ |
| 0 | $\square \longrightarrow$ Digital input | - Input buffer <br> -CMOS level input |
| P |  | - Input buffer with pull-down <br> - Pull-down resistor value $=25 \mathrm{k} \Omega$ approx. (Typ) |
| Q |  | - Input buffer with Pull-up |
| R |  | - I/O buffer with pull-down <br> - CMOS level output <br> - loL $=4 \mathrm{~mA}$ |
| S |  | - I/O buffer <br> -CMOS level output <br> - $\mathrm{loL}=4 \mathrm{~mA}$ |

(Continued)

## MB91301 Series

(Continued)

| Type | Circuit | Remarks |
| :---: | :---: | :---: |
| T |  | - N -ch open-drain output <br> - CMOS level I/O with standby control <br> - Without pull-up control <br> - $\mathrm{loL}=4 \mathrm{~mA}$ |
| U |  | - CMOS level output <br> - CMOS level hysteresis input with standby control <br> -5 V tolerant <br> - loL $=4 \mathrm{~mA}$ |
| V |  | - CMOS level output <br> - CMOS level hysteresis input with standby control <br> -5 V tolerant <br> - loL $=4 \mathrm{~mA}$ |

## MB91301 Series

## HANDLING DEVICES

OMB91301 series

- Operation at start-up

Always apply a settings initialization (INIT) to the $\overline{\text { INIT }}$ pin immediately after turning on the power.
Also, in order to provide a delay while the oscillator circuits stabilize immediately after start-up, maintain the " L " level input to the $\overline{\text { INIT }}$ pin for the required stabilization delay time. (The initialization processing (INIT) triggered by the $\overline{\text { INIT }}$ pin initializes the oscillation stabilization delay time to the minimum setting.)

## - External clock input at start-up

At power-on start-up, always input a clock signal until the oscillation stabilization delay time is ended.

## - Output indeterminate at power-on time

When the power is turned on, the output pin may remain indeterminate until the internal power supply becomes stable.

- Built-in DC/DC regulator

This device has a built-in regulator, requiring 3.3 V input to the Vcc pin and a bypass capacitor of approximately $4.7 \mu \mathrm{~F}$ connected to the C pin for the regulator.


Note of built-in DC/DC regulator

## - Note on use of the A/D converter

As the MB91301 series contains an A/D converter, be sure to supply power to AVcc at 3.3 V and insert a capacitor of at least $0.05 \mu \mathrm{~F}$ between the AVR pin and the AVss/AVRL pin.


Note on Use of A/D Converter

## MB91301 Series

## - Preventing Latchup

When CMOS integrated circuit devices are subjected to applied voltages higher than $\mathrm{V}_{\mathrm{cc}}$ at input and output pins, or to voltages lower than Vss, as well as when voltages in excess of rated levels are applied between Vcc and V ss, a phenomenon known as latchup can occur. When a latchup condition occurs, the supply current can increase dramatically and may destroy semiconductor elements. In using semiconductor devices, always take sufficient care to avoid exceeding maximum ratings.

## - Power supply pins

Devices with multiple $\mathrm{V}_{\mathrm{cc}}$ and $\mathrm{V}_{\mathrm{ss}}$ supply pins are designed to prevent problems such as latchup occurring by providing internal connections between pins at the same potential. However, in order to reduce unwanted radiation, prevent abnormal operation of strobe signals due to a rise in ground level, and to maintain the total output current ratings, all such pins should always be connected externally to power supply or ground. Also, ensure that the impedance of the $\mathrm{V}_{\mathrm{cc}}$ and $\mathrm{V}_{\text {ss }}$ connections to the power supply are as low as possible.
In addition, it is recommended that a bypass capacitor of approximately $0.1 \mu \mathrm{~F}$ be connected between $\mathrm{V}_{\mathrm{cc}}$ and $\mathrm{V}_{\text {ss }}$. Connect the capacitor close to the $\mathrm{V}_{\mathrm{cc}}$ and $\mathrm{V}_{\text {ss }}$ pins.

## - Crystal oscillators

Noise in proximity to the X0 and X1 pins can cause abnormal operation in this device. Printed circuit boards should be designed so that the X0 and X1 pins, crystal (or ceramic) oscillator, and bypass capacitor connected to ground are placed as close together as possible.
Also, to ensure stable operation, it is strongly recommended that the printed circuit board art work be designed such that the X0 and X1 pins are surrounded by ground.
Please ask the crystal maker to evaluate the oscillational characteristics of the crystal and this device.

- Treatment of NC and OPEN pins

Pins marked as "NC" or "OPEN" must be left open-circuit.

## - Treatment of unused input pins

If unused input pins are left open, abnormal operation may result. Any unused input pins should be connected to pull-up or pull-down resistors.

## - Mode pins (MDO to MD2)

These pins should be connected directly to Vcc or V ss. To prevent the device erroneously switching to test mode due to noise, design the printed circuit board such that the distance between the mode pins and $\mathrm{V}_{\text {cc }}$ or $\mathrm{V}_{\text {ss }}$ is as short as possible and the connection impedance is low.

## - Remarks for External Clock Operation

When external clock is selected, supply it to X0 pin generally, and simultaneously the opposite phase clock to X0 must be supplied to X1 pin. However, in this case the stop mode must not be used (because X1 pin stops at "H" output in stop mode).
When operating at 12.5 MHz or less, the microcontroller can be used with the clock signal supplied only to pin X 0 . "Using an external clock (normal) and ( 12.5 MHz )" shows examples of how the MB91301 uses the external clock.

## MB91301 Series



Note: Stop mode (oscillation stop mode) can not be used.
Using an external clock (normal)


Using an external clock (12.5 MHz Max)

## - Notes on during operation of PLL clock mode

If the PLL clock mode is selected, the microcontroller attempt to be working with the self-oscillating circuit even when there is no external oscillator or external clock input is stopped. Performance of this operation, however, cannot be guaranteed.

## - Clock control block

For L-level input to the $\overline{\text { INIT }}$ pin, allow for the regulator settling time or oscillation settling time.

## - Bit search module

The 0-detection, 1 -detection, and transition-detection data registers (BSDO, BSD1, and BSDC) are only wordaccessible.

## - I/O port access

Byte access only for access to port

## - Shared port function switching

To switch a pin that also serves as a port, use the port function register (PFR). Note, however, that bus pins are switched depending on external bus settings.

## - D-bus memory

Do not set a code area in D-bus memory.
No instruction fetch is performed to the D-bus.
Instruction fetches to the D-bus area result in incorrect data interpreted as code, which can cause the microcontroller to lose control.
Do not set a data area in I-bus memory.

## MB91301 Series

## - l-bus memory

Do not set a stack area or vector table in I-bus memory.
It may cause a hang during EIT processing (including RETI).
Recovery from the hang requires a reset.
Do not perform DMA transfer to l-bus memory.

## - Low-power consumption modes

- To enter the standby mode, use the synchronous standby mode (set with the SYNCS bit as bit 8 in the TBCR, or time-base counter control register) and be sure to use the following sequence:
(LDI \#value_of_standby, RO)
(LDI \#_STCR, $\bar{R} 12$ )
STB R0, @R12 ; Write to standby control register (STCR)
LDUB @R12, R0 ; Read STCR for synchronous standby
LDUB @R12, R0 ; Read STCR again for dummy read
NOP ; NOP $\times 5$ for timing adjustment
NOP
NOP
NOP
NOP
- If you use the monitor debugger, follow the precautions below:

Do not set a breakpoint within the above array of instructions.
Do not single-step the above array of instructions.

- Prefetch

When accessing a prefetch-enabled little endian area, use word access only (access in 32 bits).
Byte or halfword access results in wrong data read.

- MCLK and SYSCLK

MCLK causes a stop in SLEEP/STOP mode while SYSCLK causes a stop only in STOP mode. Use either depending on each application.

- Pull-up control

When function pins listed in the AC specifications (such as external bus control pins) have pull-up control, enabling the pull-up resistor for a pin causes the actual pin load conditions to change. As all AC specifications for this device were measured under the condition of pull-up resistors disabled, the values are not guaranteed of AC specifications when pull-up resistors are enabled.
Even if the pull-up resistor is set to enabled for a pin, if the HIZ bit in the standby control register (STCR) specifies setting output pins to high impedance during stop mode ( $\mathrm{HIZ}=1$ ), changing to stop mode ( $\mathrm{STOP}=1$ ) causes the pull-up resistor to be disabled.

## MB91301 Series

## - R15 (General purpose register)

When any of the following instructions is executed, the SSP* or USP* value is not used as R15, resulting in an incorrect value written to memory.

| AND | R15, @Ri | ANDH | R15, @Ri | ANDB | R15, @Ri |
| :--- | :--- | :--- | :--- | :--- | :--- |
| OR | R15, @Ri | ORH | R15, @Ri | ORB | R15, @Ri |
| EOR | R15, @Ri | EORH | R15, @Ri | EORB | R15, @Ri |

*: R15 is a virtual register. When a program attempts to access R15, the SSP or USP is accessed depending on the status of the " S " flag as an SP flag. When coding the above ten instructions using an assembler, specify a general-purpose register other than R15.

## - RETI instruction

Please do not neither control register of the instruction cache nor the data access to RAM of the instruction cache immediately before the instruction of RETI.

## - Notes on the PS register

Since some instructions manipulate the PS register earlier, the following exceptions may cause the interrupt handler to break or the PS flag to update its display setting when the debugger is being used. As the microcontroller is designed to carry out reprocessing correctly upon returning from such an EIT event, it performs operations before and after the EIT as specified in either case.

- The following operations may be performed when the instruction immediately followed by a DIVOU/DIVOS instruction is (a) halted by a user interrupt or NMI, (b) single-stepped, or (c) breaks in response to a data event or emulator menu:
(1) D0 and D1 flags are updated earlier.
(2) The EIT handler (user interrupt/NMI or emulator) is executed.
(3) Upon returning from the EIT, the DIVOU/DIVOS instruction is executed and the D0 and D1 flags are updated to the same values as those in (1) above.
- The following operations are performed when the ORCCR/STILM/MOV Ri and PS instructions are executed to enable interruptions when a user interrupt or NMI trigger event has occurred.
(1) The PS register is updated earlier.
(2) The EIT handler (user interrupt/NMI or emulator) is executed.
(3) Upon returning from the EIT, the above instructions are executed and the PS register is updated to the same value as that in (1) above.


## - A/D converter

When the device is turned on or returns from a reset or stop, it takes time for the external capacitor to be charged, requiring the $\mathrm{A} / \mathrm{D}$ converter to wait for at least 10 ms .

## - Watchdog timer

The watchdog timer function of this model monitors that a program delays a reset within a certain period of time and resets the CPU if the program fails to delay it, for example, because the program runs out of control. Once the watchdog timer function is enabled, therefore, the watchdog timer continues to operate until a reset takes place.
An exception, for example during stop, sleep and DMA transfer modes, is the automatic delaying of a reset under a condition in which the CPU stops program execution.
Note, however, that a watchdog reset may not occur in the above state caused when the system runs out of control. If this is the case, use the external INIT pin to cause a reset (INIT).

## MB91301 Series

OUnique to the evaluation chip MB91V301A

## - Tool reset

On an evaluation board, use the chip with $\overline{\text { INIT }}$ and TRST connected together.

## - Simultaneous occurrences of a software break and a user interrupt/NMI

When a software break and a user interrupt /NMI take place at the same time, the emulator debugger can cause the following phenomena:

- The debugger stops pointing to a location other than the programmed breakpoints.
- The halted program is not re-executed correctly.

If these phenomena occur, use a hardware break instead of the software break. If the monitor debugger has been used, avoid setting any break at the relevant location.

## - Single-stepping the RETI instruction

If an interrupt occurs frequently during single stepping, execute only the relevant processing routine repeatedly after single-stepping RETI. This will prevent the main routine and low-interrupt-level programs from being executed. Do not single-step the RETI instruction for avoidance purposes. When the debugging of the relevant interrupt routine becomes unnecessary, perform debugging with that interrupt disabled.

- Operand break

A stack pointer placed in an area set for a DSU operand break can cause a malfunction. Do not apply a data event break to access to the area containing the address of a system stack pointer.

## - ICE startup sequence

When using the ICE, when you start debugging, ensure that the bus configuration is set correctly for the area being used before downloading. After turning on the power to the target, the states of the $\overline{\mathrm{RD}}$ and $\overline{\mathrm{WRO}}$ to $\overline{\mathrm{WR} 3}$ pins are undefined until you perform the above setting. Accordingly, include enabling pull-up as part of the startup sequence. If using these pins as general-purpose ports, set as output ports to prevent conflict with the output signals during the time the pin states are undefined.

| External bus width <br> Pin name | 32 bit | 16 bit | 8 bit |
| :---: | :---: | :---: | :---: |
| $\overline{\mathrm{RD}}$ | Pull-up | Pull-up | Pull-up |
| $\overline{\text { WR0 }}$ | Pull-up | Pull-up | Pull-up |
| $\overline{\text { WR1 (P85) }}$ | Pull-up | Pull-up | * |
| $\overline{\mathrm{WR} 2}$ (P86) | Pull-up | * | * |
| $\overline{\text { WR3 (P87) }}$ | Pull-up | * | * |

[^0]
## MB91301 Series

## - Configuration batch file

The example batch file below sets the mode vector and sets up the CS0 configuration register for the download area. Use values appropriate to the hardware in the wait, timing, and other settings.

```
#-
# Set MODR (0x7fd) =Enable In memory+16 bit External Bus
set mem/byte 0x7fd=0x5
#-------------------------------------------------
# Set ASRO (0x640); 0x0010_0000-0x002f_fff
set mem/halfword 0x640=0x0010
#-
# Set ACR0 (0x642)
# ; ASZ [3:0]=0101:2 Mbytes
# ; DBW [1:0]=01:16 bit width, automatically set from
MODR
# ; BST [1:0]=00:1 burst (16 bit x 2)
# ; SREN=0:Disable BRQ
# ;PFEN=1:Enable Pre fetch buffer
# ;WREN=1:Enable Write operation
# ;LEND=0: Big endian
# ;TYPE [3:0]=0010:WEX: Disable RDY
set mem/harfword 0x642=0x5462
#-----------------------------------------------------
# Set AWRO (0x660)
# ;W15-12=0010:auto wait=2
# ;WR07, 06=01:RD, WR delay=1cycle
# ; W05, 04=01:WR->WR delay=1 cycle (for WEX)
# ;W03 =1:MCLK->RD/WR delay=0.5cycle
# ; :for async Memory
# ; W02 =0:ADR->CS delay=0
# ;W01 =0:ADR->RD/WR setup Ocycle
# ;W0O =RD/WR->ADR hold Ocycle
set mem/halfword 0x660=0x2058
#----------------------------------------------------------
```


## - Emulation memory

If SRAM as the emulation memory is built on target board, SRAM for be accessed by RD, WR signal, and +BYTE control signal can not be used. (The external bus is initialized to the bus mode for accessing $\overline{R D}, \overline{W R n}$ after reset.)

## MB91301 Series

## BLOCK DIAGRAM

- MB91302A, MB91V301A

* : ROM has non-ROM model, the optimal real time OS internal model, and the IPL (Internal Program Loader) internal model by adding the user ROM model.


## MB91301 Series

- CPU


## 1. Memory Space

The FR family has 4 Gbytes ( $2^{32}$ addresses) of logical address space with linear access from the CPU.

- Direct Addressing Areas

The following areas of address space are used for I/O operations.
These areas are called direct addressing areas, in which the address of an operand can be specified directly during an instruction.
The direct areas differ according to the size of the data accessed, as follows.
$\rightarrow$ byte data access : 000н to 0FFн
$\rightarrow$ half word data access : 000 to 1 FFH
$\rightarrow$ word data access : 000 to $3 \mathrm{FFH}_{\mathrm{H}}$

## MB91301 Series

- Memory map


MB91302A has non-ROM model, the optimal real time OS internal model, and the IPL (Internal program Loader) internal model by adding the user ROM model.
*1: On specific area between 10000 н and 2000 н, 4 Kbytes RAM can be used. Refer to " ${ }^{\text {INSTRUCTION CACHE". }}$
*2 : The real time OS internal model stores the real time OS kernel. The program loader internal model stores the program loader.

Note : Internal ROM emulation : only MB91V301A
Note : Each mode is set depending on the mode vector fetch after $\overline{\mathrm{INIT}}$ is negated. (For mode setting, see "■MODE SETTINGS".)

## MB91301 Series

## 2. Registers

The FR series has two types of registers: application-specific registers in the CPU and general purpose registers in memory.

- Dedicated registers

Program counter (PC) : 32-bit register. Stores the current instruction address.
Program status (PS) : 32-bit register. Contains the register pointer and condition code.
Table base register (TBR) : Stores the top address of the vector table used by the EIT (exception/interrupt/ trap) function.
Return pointer (RP) : Stores the subroutine return address.
System stack pointer (SSP) : Points to the system stack area.
User stack pointer (USP) : Points to the user stack area.
Multiplication and division : 32-bit registers used for multiplication and division.
result register (MDH/MDL)

| $\stackrel{\square}{\square}$ 3 bit $\longrightarrow$ |  | Initial value |
| :---: | :---: | :---: |
| PC | Program counter | XXXX XXXXн |
| PS | Program status |  |
| TBR | Table base register | 000F FCOOH |
| RP | Return pointer | ХХХХ XXXXH |
| SSP | System stack pointer | 0000 0000H |
| USP | User stack pointer | XXXX XXXXH |
| MDH | Multiplication and division | ХХХХ XXXXH |
| MDL | result register | XXXX XXXXH |

- PC (Program Counter)

The PC is the program counter and stores the address of the currently executing instruction.


- Table base register (TBR)

The TBR is the table base register and stores the top address of the vector table used by the EIT function.
$\square$

## MB91301 Series

- Return pointer (RP)

The RP is the return pointer and stores the subroutine return address.


- System stack pointer (SSP)

The SSP is the system stack pointer and functions as R15 when the $S$ flag is " 0 ".


- User stack pointer (USP)

The USP is the user stack pointer and functions as R15 when the S flag is " 1 ".
$\square$

## MB91301 Series

- Program status (PS)

This register holds the program status and is divided into the ILM, SCR, and CCR.


PS

- Condition code register (CCR)

S flag : Specifies which stack pointer to use as R15.
I flag : Enables or disables user interrupt requests.
N flag : Indicates the sign when an operation result is represented as a " 2 " complement integer.
Z flag : Indicates whether an operation result is " 0 ".
V flag : Indicates whether an overflow occurred for an operation result when the operation operand is represented as a " 2 " complement integer.
C flag : Indicates whether an operation resulted in a borrow or a carry from the most significant bit.

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | S | 1 | N | z | V | c | - -00XXXX |

CCR

- System condition code register (SCR)

D1, D0 flags : Stores intermediate data for stepwise multiplication operations.
T flags : A flag specifying whether the step trace trap function is enabled or not.


- Interrupt level mask register(ILM)

ILM4 to ILM0 : This register stores the interrupt level mask value. The value in the ILM register is used as the level mask. Only interrupt requests to the CPU that have an interrupt level that is higher than the level specified in ILM are accepted.

| 20 | 19 | 18 | 17 | 16 |  |  | Initial Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ILM4 | ILM3 | ILM2 | ILM1 | ILM0 | Interrupt Level |  | 01111в |
| 0 | 0 | 0 | 0 | 0 | 0 | High |  |
|  |  | -•• |  |  | -•• | $\uparrow$ |  |
| 0 | 1 | 0 | 0 | 0 | 15 | (Medium) |  |
| -•• |  |  |  |  | -•• | $\downarrow$ |  |
| 1 | 1 | 1 | 1 | 1 | 31 | Low |  |
| ILM |  |  |  |  |  |  |  |

## MB91301 Series

## - GENERAL PURPOSE REGISTERS

General purpose registers R0 to R15 are used by the CPU. The registers are used as the accumulator and memory access pointers for CPU operations.


The following three registers are treated as having special meanings to enhance the operation of some instructions.

R13 : Virtual accumulator (AC)
R14 : Frame pointer (FP)
R15 : Stack pointer (SP)

The values of R0 to R14 after a reset are undefined. R15 is initialized to 0000 0000н (SSP value).

## MB91301 Series

## MODE SETTINGS

In the FR series, the mode is set by the mode pins (MD2, MD1, and MD0) and mode register (MODR).

## 1. Mode Pins

The MD2, MD1, and MD0 pins specify how the mode vector fetch is performed.

| Mode Pins |  |  | Mode name | Reset vector access <br> area | Remarks |
| :---: | :---: | :---: | :---: | :---: | :--- |
| MD2 | MD1 | MD0 |  | Internal | Single-chip mode* |
| 0 | 0 | 0 | Internal ROM vector mode | External | The bus width is specified by the <br> mode register. |
| 0 | 0 | 1 | External ROM vector mode | mennnnn |  |

Values other than those listed in the table are prohibited.

* : Single chip mode is able to set only MB91302A.


## 2. Mode Register (MODR)

- Details of mode register (MODR)

The data written to the mode register by the mode vector fetch operation (see "3.11.3 reset sequences") is called the mode data.
After the data is set to the mode register (MODR), the device operates with the operating mode specified by this data. The mode register is set by all types of reset. The register cannot be written to by user programs.
<Details of mode register (MODR) >
$\square$

## <Details of mode data>



Bit31 to bit24 are all reserved bits.
Be sure to set this bit to " 00000 ."
Operation is not guaranteed when any value other than "00000." is set.

## MB91301 Series

- Operating mode

- Bus mode

The bus mode controls the operations of internal ROM and the external access function. It is specified with the mode setting pins (MD2, MD1, and MD0) and the ROMA bit in mode data.

- Access mode

The access mode controls the external data bus width. It is specified with the WTH1 and WTH0 bits in the mode register and the DBW1 and DBW0 bits in area configuration registers 0 to 7 (ACR0 to ACR7).

- Bus Modes

The FR family has three bus modes: bus mode 0 (single-chip mode), bus mode 1 (internal-ROM, external-bus mode), and bus mode 2 (external-ROM, external-bus mode).
The MB91V301A supports only bus mode 2 (external-ROM, external-bus mode).
See "1. Memory Space" in ■CPU for details.

- Bus mode0 (single chip mode) (only MB91302A)

The internal I/O, 4 Kbytes D-bus RAM, 32 Kbytes F-bus RAM (FRAM) and 96 Kbytes F-bus ROM are valid, while access to any other areas is invalid under this mode. The function of external pin is peripheral or generalpurpose port. The pin can not be used as the bus pin.

- Bus mode 1 (internal ROM external bus mode)

The internal I/O, D-bus RAM, F-bus RAM (FRAM) and F-bus ROM are valid, and access to areas where external access is enabled will access external space under this mode. A part of an external terminal functions as a bus terminal.

- Bus mode 2 (External-ROM, external-bus mode)

This mode enables internal I/O and D-bus RAM, in which any access is access to external space. Some external pins serve as bus pins.

## MB91301 Series

## I/O MAP

This shows the location of the various peripheral resource registers in the memory space.

## [How to read the table]

| Address | Register |  |  |  | Block |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | +0 | +1 | +2 | +3 |  |
| $\underset{\sim}{000000}$ | PDR0 [R/W] B X ${ }^{2} X X X X X X$ | PDR1 [R/W] B XXXXXXXX | PDR2 [R/W] B XXXXXXXX | PDR3 [R/W] B XXXXXXXX | T-unit Port Data Register |
|  |  | Read/write attribute, Access type <br> (B : Byte, H: Half-word, W: Word) <br> - Initial value after a reset <br> Register name (Address of column 1 register is 4 n , address of column 2 register is $4 n+2$, etc.) |  |  |  |

Note : Initial values of register bits are represented as follows :
"1" : Initial value"1"
" 0 " : Initial value"0"
" X " : Initial value"X"
"-" : No physical register at this location

## MB91301 Series

| Address | Register |  |  |  | Block |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | +0 | +1 | +2 | +3 |  |
| 000000н | PDR0 [R/W] B XXXXXXXX | PDR1 [R/W] B XXXXXXXX | PDR2 [R/W] B XXXXXXXX | - | T-unit Port Data Register |
| 000004н | - | - | PDR6 [R/W] B XXXXXXXX | - |  |
| 000008н | PDR8 [R/W] B XXXXXXXX | PDR9 [R/W] B $-\mathrm{XXXXXXX}$ | PDRA [R/W] B XXXXXXXX | PDRB [R/W] B XXXXXXXX |  |
| $00000 \mathrm{CH}_{\mathrm{H}}$ | - |  |  |  |  |
| 000010н | PDRG [R/W] B XXXXXXXX | PDRH [R/W] B .$---X X X$ | - | PDRJ [R/W] B XXXXXXXX | R-bus Port Data Register |
| 000014н <br> to <br> 00003C | - |  |  |  | Reserved |
| 000040н | $\begin{gathered} \text { EIRR [R/W] B, H, W } \\ 00000000 \end{gathered}$ | $\begin{gathered} \text { ENIR }[R / W] B, H, W \\ 00000000 \end{gathered}$ | $\begin{gathered} \text { ELVR [R/W] B, H, W } \\ 00000000 \end{gathered}$ |  | Ext int |
| 000044н | DICR [R/W] B, H, W -----0 | $\begin{gathered} \text { HRCL [R/W] B, H, W } \\ 0--11111 \end{gathered}$ | - |  | DLYI/I-unit |
| 000048н | TMRLRO [W] H, W XXXXXXXX XXXXXXXX |  | $\begin{gathered} \text { TMR0 }[R] H, W \\ X X X X X X X X X X X X X X \end{gathered}$ |  | Reload <br> Timer 0 |
| 00004Сн | - |  | TMCSR0 [R/W] B, H, W --XX0000 00000000 |  |  |
| 000050н | TMRLR1 [W] H, W XXXXXXXX XXXXXXXX |  | TMR1 [R] H, W XXXXXXXX XXXXXXXX |  | Reload <br> Timer 1 |
| 000054н | - |  | TMCSR1 [R/W] B, H, W --XX0000 00000000 |  |  |
| 000058н | TMRLR2 [W] H, W XXXXXXXX XXXXXXXX |  | TMR2 [R] H, W XXXXXXXX XXXXXXXX |  | Reload <br> Timer 2 |
| 00005Сн | - |  | TMCSR2 [R/W] B, H, W --XX0000 00000000 |  |  |
| 000060н | SSRO [R/W] B, H, W 00001000 | SIDR0 [R] SODRO [W] B, H, W XXXXXXXX | SCRO $[R / W]$ B, H, W 00000100 | SMRO $[R / W] B, H, W$ $00--0-0-$ | UART0 |
| 000064H | UTIMO [R] H, W (UTIMRO [W] H, W)0000000000000000 |  | DRCLO [W] B | $\begin{gathered} \text { UTIMC0 }[R / W] B \\ 0--00001 \end{gathered}$ | U-TIMER 0 |
| 000068н | SSR1 [R/W] B, H, W 00001000 | SIDR1 [R] SODR1 [W] B, H, W XXXXXXXX | SCR1 [R/W] B, H, W 00000100 | SMR1 [R/W] B, H, W $00--0-0-$ | UART1 |
| 00006Cн | UTIM1 [R] H, W (U 00000000 | $\begin{aligned} & \text { JTIMR1 [W] H, W ) } \\ & 00000000 \end{aligned}$ | DRCL1 [W] B | UTIMC1 [R/W] B 0--00001 | U-TIMER 1 |

(Continued)

## MB91301 Series

| Address | Register |  |  |  | Block |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | +0 | +1 | +2 | +3 |  |
| 000070н | $\begin{gathered} \text { SSR2 }[R / W] B, H, W \\ 00001000 \end{gathered}$ | $\begin{gathered} \text { SIDR2 [R] } \\ \text { SODR2 [W] B, H, W } \\ \text { XXXXXXXX } \end{gathered}$ | SCR2 [R/W] B, H, W 00000100 | SMR2 [R/W] B, H, W 00--0-0- | UART2 |
| 000074 | UTIM2 [R] H, W (UTIMR2 [W] H, W )0000000000000000 |  | DRCL2 [W] B | $\begin{gathered} \text { UTIMC2 }[R / W] \text { B } \\ 0--00001 \end{gathered}$ | U-TIMER 2 |
| 000078H | ADCR [R] B, H, W 000000XX XXXXXXXX |  | ADCS [R/W] B, H, W 0000000000000000 |  | A/D Converter Sequential Comparator |
| 00007Сн | ADCRO [R] B, H, W XXXXXXXX | $\begin{aligned} & \text { ADCR1 [R] B, H, W } \\ & \text { XXXXXXXX } \end{aligned}$ | $\begin{gathered} \text { ADCR2 [R] B, H, W } \\ \text { XXXXXXXX } \end{gathered}$ | $\begin{gathered} \text { ADCR3 [R] B, H, W } \\ \text { XXXXXXXX } \end{gathered}$ |  |
| $\begin{gathered} 000080_{\mathrm{H}} \\ \text { to } \\ 000090_{\mathrm{H}} \end{gathered}$ | - |  |  |  | Reserved |
| 000094H | $\begin{gathered} \text { IBCRO [R/W] B, H, W } \\ 00000000 \end{gathered}$ | $\begin{gathered} \text { IBSR0 [R] B, H, W } \\ 00000000 \end{gathered}$ | ITBAO [R, R/W] B, H, W 0000000000000000 |  | ${ }^{12} \mathrm{C}$ <br> interface0 |
| 000098H | ITMKO [R, R/W] B, H, W 0011111111111111 |  | ISMKO [R/W] B, H, W 01111111 | $\begin{gathered} \text { ISBA0 [R, R/W] } \\ \text { B, H, W } \\ 00000000 \end{gathered}$ |  |
| 00009Сн | - | IDARO [R/W] B, H, W 00000000 | $\begin{gathered} \text { ICCRO }[R, W, \text { R/W }] \\ \text { B, H, W } \\ 00011111 \end{gathered}$ | $\begin{gathered} \hline \text { IDBLO }[\mathrm{R}, \mathrm{R} / \mathrm{W}] \\ \mathrm{B}, \mathrm{H}, \mathrm{~W} \\ 00000000 \end{gathered}$ |  |
| 0000АОн | - | - | - | - |  |
| 0000A4н | - | - | - | - | Res |
| $\begin{aligned} & \hline 0000 \mathrm{~A} 8 \mathrm{H} \\ & \text { to } \\ & 0000 \mathrm{BOH} \end{aligned}$ |  | - |  |  | Reserved |
| 0000B4н | $\begin{gathered} \text { IBCR1 [R/W] B, H, W } \\ 00000000 \end{gathered}$ | $\begin{aligned} & \text { IBSR1 [R] B, H, W } \\ & 00000000 \end{aligned}$ | $\begin{aligned} & \text { ITBA1 [R, R } \\ & 000000000 \end{aligned}$ | $\begin{aligned} & \text { W] B, H, W } \\ & 00000000 \end{aligned}$ |  |
| 0000B8н | $\begin{array}{r} \text { ITMK1 [R, F } \\ 00111111 \end{array}$ | $\begin{gathered} \text { Z/W] B, H, W } \\ 11111111 \end{gathered}$ | ISMK1 [R/W] B, H, W 01111111 | $\begin{gathered} \text { ISBA1 [R, R/W] } \\ \text { B, H, W } \\ 000000000 \end{gathered}$ | $1^{2} \mathrm{C}$ <br> interface1 |
| 0000BCH | - | IDAR1 [R/W] B, H, W 00000000 | $\begin{gathered} \text { ICCR1 [R, W, R/W] } \\ \text { B, H, W } \\ 00011111 \end{gathered}$ | $\begin{gathered} \hline \text { IDBL1 [R, R/W] } \\ \text { B, H, W } \\ 00000000 \end{gathered}$ |  |
| 0000C0н | - | - | - | - |  |
| 0000С4н | - | - | - | - |  |
| 0000C8H to 0000DO | - | - | - | - | Reserved |
| 0000D4н | $\begin{gathered} \text { TCDT [R/ } \\ 00000000 \end{gathered}$ | $\begin{aligned} & \text { W] H, W } \\ & 00000000 \end{aligned}$ | - | $\begin{gathered} \text { TCCS }[R / W] B, H, W \\ 00000000 \end{gathered}$ | 16 bit Free Run Timer |
| 0000D8н | $\begin{array}{r} \text { IPCP1 [P } \\ \mathrm{XXXXXXX} \end{array}$ | $\begin{aligned} & \text { ZW] H, W } \\ & \text { XXXXXXX } \end{aligned}$ | $\begin{array}{r} \text { IPCPO [R } \\ \text { XXXXXXXX } \end{array}$ | $\begin{aligned} & \text { ZW] H, W } \\ & \text { XXXXXXXX } \end{aligned}$ | 16 bit Input Capture |

(Continued)

## MB91301 Series


(Continued)

## MB91301 Series

| Address | Register |  |  |  | Block |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | +0 | +1 | +2 | +3 |  |
| 000214н | $\begin{gathered} \text { DMACB2 [R/W] B, H, W } \\ 0000000000000000 \text { XXXXXXXX XXXXXXX } \end{gathered}$ |  |  |  | DMAC |
| 000218H | DMACA3 [R/W] B, H, W ${ }^{\star 1}$ <br> $000000000000 \times X X X$ XXXXXXXX XXXXXXXX |  |  |  |  |
| 00021CH | $\begin{gathered} \text { DMACB3 [R/W] B, H, W } \\ 0000000000000000 \text { XXXXXXX XXXXXXX } \end{gathered}$ |  |  |  |  |
| 000220н | DMACA4 [R/W] B, H, W ${ }^{* 1}$ <br> $000000000000 \times X X X$ XXXXXXXX XXXXXXXX |  |  |  |  |
| 000224н | DMACB4 [R/W] B, H, W 0000000000000000 XXXXXXXX XXXXXXXX |  |  |  |  |
| $\begin{gathered} \hline 000228 \text { н } \\ \text { to } \\ 00023 C_{H} \end{gathered}$ | - |  |  |  | Reserved |
| 000240н | DMACR [R/W] B $0 \times X 00000$ XXXXXXXX XXXXXXXX XXXXXXXX |  |  |  | DMAC |
| $\begin{gathered} \hline 000244_{\mathrm{H}} \\ \text { to } \\ 000300_{\mathrm{H}} \end{gathered}$ | - |  |  |  | Reserved |
| 000304н | - |  |  | $\begin{gathered} \text { ISIZE [R/W] B, H, W } \\ ---10 \end{gathered}$ | I-Cache |
| $\begin{gathered} \hline 000308 \text { н } \\ \text { to } \\ 0003 E O_{H} \end{gathered}$ | - |  |  |  | Reserved |
| 0003E4н | - |  |  | $\begin{gathered} \text { ICHCR [R/W] B, H, W } \\ 0-000000 \end{gathered}$ | I-Cache |
| 0003E8н <br> to 0003EFH | - |  |  |  | Reserved |
| 0003F0н | BSDO [W] WXXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX |  |  |  | Bit Search Module |
| 0003F4н | BSD1 [R/W] WXXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX |  |  |  |  |
| 0003F8н | BSDC [W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX |  |  |  |  |
| 0003FCн | BSRR [R] WXXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX |  |  |  |  |
| 000400н | DDRG [R/W] B 00000000 | $\begin{gathered} \text { DDRH [R/W] B } \\ ----000 \end{gathered}$ | - | DDRJ $[R / W]$ B 00000000 | R-bus Data Direction Register |

(Continued)

## MB91301 Series

| Address | Register |  |  |  | Block |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | +0 | +1 | +2 | +3 |  |
| $\begin{gathered} 000404 \mathrm{H} \\ \text { to } \\ 00040 \mathrm{C}_{\mathrm{H}} \end{gathered}$ | - |  |  |  | Reserved |
| 000410н | PFRG [R/W] B $00-\ldots-.-1$ | PFRH [R/W] B | - | $\begin{gathered} \text { PFRJ [R/W] B } \\ -000-00- \end{gathered}$ | R-bus Port Function Register |
| $\begin{gathered} 000414 \mathrm{H} \\ \text { to } \\ 00041 \mathrm{C}_{\mathrm{H}} \end{gathered}$ | - |  |  |  | Reserved |
| 000420н | - | $\begin{gathered} \text { PCRH [R/W] B } \\ ----.-000 \end{gathered}$ | - | - | R-bus Pull-up Resistance Control Register |
| $\begin{gathered} 000424 \mathrm{H} \\ \text { to } \\ 00043 \mathrm{CH}_{\mathrm{H}} \end{gathered}$ | - |  |  |  | Reserved |
| 000440н | $\begin{gathered} \text { ICR00 }[\mathrm{R} / \mathrm{W}] \mathrm{B}, \mathrm{H}, \mathrm{~W} \\ ---11111 \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { ICR01 [R/W] B, H, W } \\ ---11111 \end{array}$ | $\begin{gathered} \text { ICR02 [R/W] B, H, W } \\ --11111 \end{gathered}$ | $\begin{gathered} \text { ICR03 [R/W] B, H, W } \\ ---11111 \end{gathered}$ | Interrupt Controller |
| 000444н | $\begin{gathered} \text { ICR04 [R/W] B, H, W } \\ --11111 \end{gathered}$ | $\begin{gathered} \text { ICR05 [R/W] B, H, W } \\ ---11111 \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { ICR06 [R/W] B, H, W } \\ ---11111 \end{array}$ | $\begin{gathered} \text { ICR07 [R/W] B, H, W } \\ ---11111 \end{gathered}$ |  |
| 000448H | $\begin{gathered} \text { ICR08 }[\mathrm{R} / \mathrm{W}] \mathrm{B}, \mathrm{H}, \mathrm{~W} \\ ---11111 \end{gathered}$ | $\begin{gathered} \text { ICR09 }[\mathrm{R} / \mathrm{W}] \mathrm{B}, \mathrm{H}, \mathrm{~W} \\ ---11111 \end{gathered}$ | ICR10 [R/W] B, H, W | $\begin{gathered} \text { ICR11 }[\text { R/W] B, H, W } \\ --11111 \end{gathered}$ |  |
| 00044Cн | $\begin{gathered} \text { ICR12 [R/W] B, H, W } \\ ---11111 \end{gathered}$ | ICR13 [R/W] B, H, W $---11111$ | $\begin{gathered} \text { ICR14 [R/W] B, H, W } \\ ---11111 \end{gathered}$ | ICR15 [R/W] B, H, W ---11111 |  |
| 000450н | $\begin{gathered} \text { ICR16 [R/W] B, H, W } \\ ---11111 \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { ICR17 }[\mathrm{R} / \mathrm{W}] \mathrm{B}, \mathrm{H}, \mathrm{~W} \\ ---11111 \end{array}$ | $\begin{gathered} \text { ICR18 } \begin{array}{c} {[R / W] B, H, W} \\ ---11111 \end{array} \end{gathered}$ | ICR19 [R/W] B, H, W ---11111 |  |
| 000454н | $\begin{gathered} \text { ICR20 }[\text { R/W] B, H, W } \\ ---11111 \end{gathered}$ | ICR21 [R/W] B, H, W ---11111 | $\begin{gathered} \text { ICR22 }[\mathrm{R} / \mathrm{W}] \mathrm{B}, \mathrm{H}, \mathrm{~W} \\ ---11111 \end{gathered}$ | ICR23 [R/W] B, H, W <br> ---11111 |  |
| 000458H | $\begin{gathered} \text { ICR24 }[\text { R/W] B, H, W } \\ ---11111 \end{gathered}$ | ICR25 [R/W] B, H, W $--11111$ | $\begin{gathered} \text { ICR26 [R/W] B, H, W } \\ ---11111 \end{gathered}$ | $\begin{gathered} \hline \text { ICR27 [R/W] B, H, W } \\ ---11111 \end{gathered}$ |  |
| 00045Cн | ICR28 [R/W] B, H, W <br> ---11111 | ICR29 [R/W] B, H, W <br> ---11111 | $\begin{gathered} \text { ICR30 [R/W] B, H, W } \\ ---11111 \end{gathered}$ | ICR31 [R/W] B, H, W --11111 |  |
| 000460н | $\begin{gathered} \text { ICR32 [R/W] B, H, W } \\ ---11111 \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { ICR33 }[R / W] B, H, W \\ ---11111 \end{array}$ | $\begin{gathered} \text { ICR34 [R/W] B, H, W } \\ ---11111 \end{gathered}$ | $\begin{gathered} \text { ICR35 [R/W] B, H, W } \\ ---11111 \end{gathered}$ |  |
| 000464н | $\begin{gathered} \text { ICR36 [R/W] B, H, W } \\ ---11111 \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { ICR37 [R/W] B, H, W } \\ ---11111 \end{array}$ | $\begin{gathered} \text { ICR38 [R/W] B, H, W } \\ ---11111 \end{gathered}$ | $\begin{gathered} \text { ICR39 [R/W] B, H, W } \\ --{ }^{-11111} \end{gathered}$ |  |
| 000468H | $\begin{gathered} \text { ICR40 } \mathrm{CR} / \mathrm{W}] \mathrm{B}, \mathrm{H}, \mathrm{~W} \\ ---11111 \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { ICR41 [R/W] B, H, W } \\ ---11111 \end{array}$ | $\begin{gathered} \text { ICR42 [R/W] B, H, W } \\ ---11111 \end{gathered}$ | $\begin{gathered} \hline \text { ICR43 [R/W] B, H, W } \\ ---11111 \end{gathered}$ |  |

(Continued)

## MB91301 Series


(Continued)

## MB91301 Series

| Address | Register |  |  |  | Block |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | +0 | +1 | +2 | +3 |  |
| $\begin{gathered} 000630_{H} \\ \text { to } \\ 00063 \mathrm{C}_{\mathrm{H}} \end{gathered}$ | - |  |  |  | Reserved |
| 000640н |  |  | $\begin{gathered} \text { ACR0 [R/W] H, W } \\ \text { 1111XX00 } 00000000 \end{gathered}$ |  | T-unit |
| 000644н | ASR1 [R/W] H, W XXXXXXXX XXXXXXXX |  | ACR1 [R/W] B, H, W XXXXXXXX XXXXXXXX |  |  |
| 000648H | ASR2 [R/W] H, W XXXXXXXX XXXXXXXX |  | ACR2 [R/W] B, H, W XXXXXXXX XXXXXXXX |  |  |
| 00064Cн | ASR3 [R/W] H, W XXXXXXXX XXXXXXXX |  | ACR3 [R/W] B, H, W XXXXXXXX XXXXXXXX |  |  |
| 000650н | ASR4 [R/W] H, W XXXXXXXX XXXXXXXX |  | ACR4 [R/W] B, H, W XXXXXXXX XXXXXXXX |  |  |
| 000654н | ASR5 [R/W] H, W XXXXXXXX XXXXXXXX |  | ACR5 [R/W] B, H, W XXXXXXXX XXXXXXXX |  |  |
| 000658H | ASR6 [R/W] H, W XXXXXXXX XXXXXXXX |  | ACR6 [R/W] B, H, W XXXXXXXX XXXXXXXX |  |  |
| 00065CH | ASR7 [R/W] H, W XXXXXXXX XXXXXXXX |  | $\begin{array}{r} \text { ACR7 [R/W } \\ \mathrm{XXXXXXXX} \end{array}$ | $\begin{aligned} & \text { B, H, W } \\ & \text { XXXXXXX } \end{aligned}$ |  |
| 000660н | $\begin{aligned} & \hline \text { AWRO [R/M } \\ & 01111111 \end{aligned}$ | $\begin{array}{r} \text { W] B, H, W } \\ 11111011 \end{array}$ | AWR1 [R/W] XXXXXXXX | $\begin{aligned} & \text { ]B,H,W W } \\ & \langle X X X X X X X \end{aligned}$ |  |
| 000664н | AWR2 [R/W XXXXXXXX | $\begin{aligned} & \text { W]B,H, W } \\ & \text { XXXXXXXX } \end{aligned}$ | AWR3 [R/W XXXXXXXX | $\begin{aligned} & \text { ]B,H,W W } \\ & \langle X X X X X X X \end{aligned}$ |  |
| 000668H | $\begin{array}{r} \text { AWR4 [R/M } \\ \text { XXXXXXXX } \end{array}$ | $\begin{aligned} & \text { W]B,H, W } \\ & \text { XXXXXXXX } \end{aligned}$ | AWR5 [R/W] XXXXXXXX | $\begin{aligned} & \text { ]B,H,W W } \\ & \langle X X X X X X X \end{aligned}$ |  |
| 00066CH | $\begin{array}{r} \text { AWR6 [R/M } \\ \text { XXXXXXX } \end{array}$ | $\begin{aligned} & \text { W]B,H, W } \\ & \text { XXXXXXXX } \end{aligned}$ | $\begin{array}{r} \text { AWR7[R/W } \\ X X X X X X X X \end{array}$ | $\begin{aligned} & \text { ]B,H,W W } \\ & \langle X X X X X X X \end{aligned}$ |  |
| 000670н | $\begin{gathered} \text { MCRA [R/W] B, H, W } \\ \text { XXXXXXXX } \end{gathered}$ | MCRB [R/W] B, H, W $X X X X X X X X$ | - |  |  |
| 000674H |  | - |  |  |  |
| 000678H | IOWR0 [R/W] B, H, W XXXXXXXX | IOWR1 [R/W] B, H, W XXXXXXXX | IOWR2 [R/W] B, H, W XXXXXXXX | - |  |
| 00067С ${ }_{\text {H }}$ |  | - |  |  |  |
| 000680н | $\underset{00000001}{\text { CSER }[R / W] B, H, W}$ | $\|\underset{11111111}{\text { CHER }[R / W] B, H, W}\|$ | - | TCR [R/W] B, H, W 00000000 (INIT) 0000XXXX (RST) |  |
| 000684н | RCR [R/W] B, H, W 00XXXXXX XXXX0XXX |  | - |  |  |

(Continued)

## MB91301 Series

| Address | Register |  |  |  | Block |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | +0 | +1 | +2 | +3 |  |
| $\begin{gathered} \hline 00068 \mathrm{CH}_{\mathrm{H}} \\ \text { to } \\ 0007 \mathrm{~F} 8 \mathrm{H} \end{gathered}$ | - |  |  |  | Reserved |
| 0007 FC H | - | $\begin{aligned} & \text { MODR [W] *2 } \\ & \text { XXXXXXXX } \end{aligned}$ | - |  | T-unit |
| $\begin{gathered} 000800_{\mathrm{H}} \\ \text { to } \\ 000 \mathrm{AFC} \end{gathered}$ | - |  |  |  | Reserved |
| 000B00н | $\begin{gathered} \text { ESTSO [R/W] B } \\ \text { X0000000 } \end{gathered}$ | $\begin{aligned} & \text { ESTS1 [R/W]B } \\ & \text { XXXXXXXX } \end{aligned}$ | $\begin{aligned} & \text { ESTS2 [R]B } \\ & \text { 1XXXXXXX } \end{aligned}$ | - | DSU (Evaluation chip only) |
| 000B04н | $\begin{gathered} \text { ECTLO [R/W] B } \\ 0 X 000000 \end{gathered}$ | $\begin{aligned} & \text { ECTL1 [R/W] B } \\ & 00000000 \end{aligned}$ | $\begin{aligned} & \hline \text { ECTL2 [W] B } \\ & 000 \times 0000 \end{aligned}$ | $\begin{aligned} & \text { ECTL3 [R/W] B } \\ & 00 \times 00 \mathrm{X11} \end{aligned}$ |  |
| 000B08н | ECNTO [W] B XXXXXXXX | ECNT1 [W] B XXXXXXXX | EUSA [W] B XXX00000 | EDTC [W]B 0000XXXX |  |
| 000В0Сн | EWPT [R] H0000000000000000 |  | $\begin{gathered} \text { ECTL4 [R] ([R/W]) B } \\ -0 \times 00000 \end{gathered}$ | $\begin{gathered} \text { ECTL5 }[\mathrm{R}]([\mathrm{R} / \mathrm{W}]) \mathrm{B} \\ ---000 \mathrm{O} \end{gathered}$ |  |
| 000B10н | $\begin{gathered} \text { EDTRO }[W] \mathrm{H} \\ X X X X X X X X X X X \end{gathered}$ |  | $\begin{gathered} \text { EDTR1 [W] H } \\ \mathrm{XXXXXXXXXXXXX} \end{gathered}$ |  |  |
| $\begin{gathered} \text { 000B14н } \\ \text { to } \\ 000 \mathrm{~B} 1 \mathrm{C}_{\mathrm{H}} \end{gathered}$ | $\underline{-}$ |  |  |  |  |
| 000B20н | EIAO [W] WXXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX |  |  |  |  |
| 000B24н | EIA1 [W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX |  |  |  |  |
| 000B28н |  |  |  |  |  |
| 000B2Cн | EIA3 [W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX |  |  |  |  |
| 000B30н | EIA4 [W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX |  |  |  |  |
| 000B34н | EIA5 [W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX |  |  |  |  |
| 000B38н | EIA6 [W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX |  |  |  |  |
| 000В3С | EIA7 [W] W$x X X X X X X X X X X X X X X X X X X X X X X X X X X X X$ |  |  |  |  |
| 000B40н | EDTA [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX |  |  |  |  |
| 000B44н | EDTM [R/W] W <br> XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX |  |  |  |  |

(Continued)

## MB91301 Series

| Address |  |  |  |  | Block |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | +0 | +1 | +2 | +3 |  |
| 000B48н | EOA0 [W] WXXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX |  |  |  | DSU <br> (Evaluation chip only) |
| 000B4Сн | EOA1 [W] WXXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX |  |  |  |  |
| 000B50н | EPCR [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX |  |  |  |  |
| 000B54н | EPSR [R/W] WXXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX |  |  |  |  |
| 000B58н |  |  |  |  |  |
| 000B5Cн | EIAM1 [W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX |  |  |  |  |
| 000B60н | EOAM0/EODM0 [W] WXXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX |  |  |  |  |
| 000B64н | EOAM1/EODM1 [W] WXXXXXXXX XXXXXXXX XXXXXXX XXXXXXXX |  |  |  |  |
| 000B68н | EODO [W] WXXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX |  |  |  |  |
| 000B6Сн |  |  |  |  |  |
| $\begin{aligned} & \text { 000B70н } \\ & \text { to } \\ & 000 \text { FFC } \end{aligned}$ | - |  |  |  | Reserved |
| 001000н | DMASA0 [R/W] WXXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX |  |  |  | DMAC |
| 001004н | DMADA0 [R/W] WXXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX |  |  |  |  |
| 001008H | DMASA1 [R/W] WXXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX |  |  |  |  |
| 00100Сн | DMADA1 [R/W] WXXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX |  |  |  |  |
| 001010н | DMASA2 [R/W] WXXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX |  |  |  |  |
| 001014H |  | XXXXXXXX XX |  |  |  |
| 001018H |  | XXXXXXXX XX |  |  |  |
| 00101CH |  | XXXXXXXX XX |  |  |  |
| 001020н | DMASA4 [R/W] WXXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX |  |  |  |  |

## MB91301 Series

(Continued)

| Address |  |  |  |  | Block |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | +0 | +1 | +2 | +3 |  |
| 001024 |  | DMADA4 [R/W] W <br>  |  |  | DMAC |
| $\begin{array}{c\|} \hline 001028 \mathrm{H} \\ \text { to } \\ 001 \text { FFCH } \end{array}$ |  |  |  |  | Reserved |

*1 : Byte access is not permitted for the lower 16 bits of DMAC0 to DMAC4 (DTC15 to DTC0) .
*2 : This register is accessed through mode vector fetch; it cannot be accessed in normal mode.

## MB91301 Series

## - INTERRUPT VECTORS

| Interrupt | Interrupt No. |  | Interrupt level*1 | Offset | TBR default address*2 | RN |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 10 | 16 |  |  |  |  |
| Reset | 0 | 00 | - | 3FCH | 000FFFFFC ${ }_{\text {H }}$ | - |
| Mode vector | 1 | 01 | - | 3F8H | 000FFFFF8 | - |
| System reserved | 2 | 02 | - | 3F4H | 000FFFFF4 ${ }_{\text {H }}$ | - |
| System reserved | 3 | 03 | - | 3F0H | 000FFFFF0н | - |
| System reserved | 4 | 04 | - | 3ECH | 000FFFECH | - |
| System reserved | 5 | 05 | - | 3E8н | 000FFFE8н | - |
| System reserved | 6 | 06 | - | 3E4н | 000FFFFE4 | - |
| Coprocessor absent trap | 7 | 07 | - | 3E0H | 000FFFEE0н | - |
| Coprocessor error trap | 8 | 08 | - | 3DCH | 000FFFDCH | - |
| INTE instruction | 9 | 09 | - | 3D8н | 000FFFD8н | - |
| Instruction break exception | 10 | OA | - | 3D4н | 000FFFD4н | - |
| Operand break trap | 11 | OB | - | 3D0н | 000FFFD0н | - |
| Step trace trap | 12 | OC | - | 3СС ${ }_{\text {+ }}$ | 000FFFCCH | - |
| NMI request (tool) | 13 | OD | - | 3С8н | 000FFFC8н | - |
| Undefined instruction exception | 14 | OE | - | 3C4H | 000FFFC4 ${ }^{\text {¢ }}$ | - |
| NMI request | 15 | OF | $15 \text { (FH) }$ <br> fixed | 3 COH | 000FFFFCOH | - |
| External interrupt 0 | 16 | 10 | ICR00 | 3ВСн | 000FFFBC | 6 |
| External interrupt 1 | 17 | 11 | ICR01 | 3В8н | 000FFFB88 | 7 |
| External interrupt 2 | 18 | 12 | ICR02 | 3В4н | 000FFFFB4н | 11 |
| External interrupt 3 | 19 | 13 | ICR03 | 3В0н | 000FFFBB0н | 12 |
| External interrupt 4 | 20 | 14 | ICR04 | 3 ACH | 000FFFACH | - |
| External interrupt 5 | 21 | 15 | ICR05 | 3A8H | 000FFFFA8н | - |
| External interrupt 6 | 22 | 16 | ICR06 | 3А4н | 000FFFA4 ${ }_{\text {н }}$ | - |
| External interrupt 7 | 23 | 17 | ICR07 | 3 AOH | 000FFFA0н | - |
| Reload timer 0 | 24 | 18 | ICR08 | 39С ${ }_{\text {H }}$ | 000FFF9C ${ }_{\text {н }}$ | 8 |
| Reload timer 1 | 25 | 19 | ICR09 | 398H | 000FFF98 | 9 |
| Reload timer 2 | 26 | 1A | ICR10 | 394 ${ }_{\text {н }}$ | 000FFF94н | 10 |
| UART0 (RX completed) | 27 | 1B | ICR11 | 390н | 000FFFF90н | 0 |
| UART1 (RX completed) | 28 | 1C | ICR12 | $38 \mathrm{CH}_{\mathbf{H}}$ | 000FFF8C ${ }_{\text {н }}$ | 1 |
| UART2 (RX completed) | 29 | 1D | ICR13 | 388н | 000FFF88 ${ }_{\text {н }}$ | 2 |
| UART0 (TX completed) | 30 | 1E | ICR14 | 384н | 000FFFF84н | 3 |
| UART1 (TX completed) | 31 | 1F | ICR15 | 380 H | 000FFF88 ${ }_{\text {H }}$ | 4 |
| UART2 (TX completed) | 32 | 20 | ICR16 | 37 CH | 000FFF7Cн | 5 |

(Continued)

## MB91301 Series

| Interrupt | Interrupt No. |  | Interrupt level* ${ }^{* 1}$ | Offset | TBR default address*2 | RN |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 10 | 16 |  |  |  |  |
| DMAC0 (end, error) | 33 | 21 | ICR17 | 378 | 000FFFF78 | - |
| DMAC1 (end, error) | 34 | 22 | ICR18 | 374 | 000FFF774 | - |
| DMAC2 (end, error) | 35 | 23 | ICR19 | 370 | 000FFF70н | - |
| DMAC3 (end, error) | 36 | 24 | ICR20 | $36 \mathrm{C}_{\mathrm{H}}$ | 000FFF6C ${ }_{\text {н }}$ | - |
| DMAC4 (end, error) | 37 | 25 | ICR21 | 368н | 000FFFF68 | - |
| A/D | 38 | 26 | ICR22 | 364 | 000FFF64 | 15 |
| PPG0 | 39 | 27 | ICR23 | 360н | 000FFF60н | 13 |
| PPG1 | 40 | 28 | ICR24 | $35 \mathrm{C}_{\text {н }}$ | 000FFF5CH | 14 |
| PPG2 | 41 | 29 | ICR25 | 358н | 000FFF58н | - |
| PPG3 | 42 | 2A | ICR26 | 354 | 000FFF54 | - |
| System reserved | 43 | 2B | ICR27 | 350н | 000FFF50н | - |
| U-TIMER0 | 44 | 2C | ICR28 | 34 CH | 000FFF4CH | - |
| U-TIMER1 | 45 | 2D | ICR29 | 348H | 000FFFF48 | - |
| U-TIMER2 | 46 | 2E | ICR30 | 344 н | 000FFFF44 | - |
| Time base timer overflow | 47 | 2 F | ICR31 | 340 H | 000FFF40н | - |
| ${ }^{12} \mathrm{C}$ I/FO | 48 | 30 | ICR32 | 33 CH | 000FFF3F | - |
| ${ }^{2} \mathrm{C}$ I/F1 | 49 | 31 | ICR33 | 338 ${ }^{\text {+ }}$ | 000FFF38 | - |
| System reserved | 50 | 32 | ICR34 | 334 | 000FFF34 | - |
| System reserved | 51 | 33 | ICR35 | 330н | 000FFFF30н | - |
| 16 bit Free Run Timer | 52 | 34 | ICR36 | 32 CH | 000FFF2CH | - |
| ICU0 (load) | 53 | 35 | ICR37 | 328н | 000FFFF28н | - |
| ICU1 (load) | 54 | 36 | ICR38 | 324 | 000FFF24 | - |
| ICU2 (load) | 55 | 37 | ICR39 | 320н | 000FFF20н | - |
| ICU3 (load) | 56 | 38 | ICR40 | $31 \mathrm{C}_{\mathrm{H}}$ | 000FFF1迷 | - |
| System reserved | 57 | 39 | ICR41 | 318н | 000FFFF18 | - |
| System reserved | 58 | 3A | ICR42 | 314 | 000FFFF14 | - |
| System reserved | 59 | 3B | ICR43 | 310 H | 000FFFF10н | - |
| System reserved | 60 | 3C | ICR44 | $30 \mathrm{C}_{\mathrm{H}}$ | 000FFFOCH | - |
| System reserved | 61 | 3D | ICR45 | 308н | 000FFF08н | - |
| System reserved | 62 | 3E | ICR46 | 304н | 000FFFF04 | - |
| Delay interrupt bit | 63 | 3F | ICR47 | 300н | 000FFFF00н | - |
| System reserved (Used by REALOS) | 64 | 40 | - | 2FCH | 000FFEFCH | - |
| System reserved (Used by REALOS) | 65 | 41 | - | 2F8H | 000FFEF8 ${ }_{\text {H }}$ | - |
| System reserved | 66 | 42 | - | 2F4H | 000FFEF4 ${ }_{\text {H }}$ | - |

(Continued)

## MB91301 Series

(Continued)

| Interrupt | Interrupt No. |  | Interrupt level ${ }^{\star 1}$ | Offset | TBR default address*2 | RN |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 10 | 16 |  |  |  |  |
| System reserved | 67 | 43 | - | 2FOH | 000FFEFFOH | - |
| System reserved | 68 | 44 | - | 2 ECH | 000FFEECH | - |
| System reserved | 69 | 45 | - | 2Е8н | 000FFEE8 ${ }_{\text {H }}$ | - |
| System reserved | 70 | 46 | - | 2E4 | 000FFEE4 ${ }^{\text {H }}$ | - |
| System reserved | 71 | 47 | - | 2Е0н | 000FFEEOH | - |
| System reserved | 72 | 48 | - | 2DCH | 000FFEDCH | - |
| System reserved | 73 | 49 | - | 2D8н | 000FFED8н | - |
| System reserved | 74 | 4A | - | 2D4 ${ }^{\text {}}$ | 000FFED4н | - |
| System reserved | 75 | 4B | - | 2D0н | 000FFEDOH | - |
| System reserved | 76 | 4C | - | 2ССн | 000FFECCH | - |
| System reserved | 77 | 4D | - | 2С8н | 000FFEC8н | - |
| System reserved | 78 | 4E | - | 2C4 | 000FFEC4 | - |
| System reserved | 79 | 4F | - | 2 COH | 000FFECOH | - |
| Used by INT instruction | $\begin{gathered} 80 \\ \text { to } \\ 255 \end{gathered}$ | $\begin{aligned} & 50 \\ & \text { to } \\ & \text { FF } \end{aligned}$ | - | $\begin{gathered} 2 \mathrm{BCH} \\ \text { to } \\ 00 \mathrm{H}_{\mathrm{H}} \end{gathered}$ | $\begin{aligned} & \hline \text { O00FFEBCH } \\ & \text { to } \\ & 000 \text { FFC00н } \end{aligned}$ | - |

*1: ICRs are registers built in the interrupt controller to set interrupt levels for individual interrupt requests.
The ICRs are provided for the different interrupt levels.
*2 : The TBR is the register holding the start address of the EIT vector table.
The TBR value and the offset value preset for each EIT source are added together to be the vector address.

Note: The 1 Kbyte area from the TBR address is the EIT vector area.
The vector size is 4 bytes and the relationship between vector number and vector address is expressed as follows:

$$
\begin{aligned}
\text { Vctadr } & =\mathrm{TBR}+\text { vctofs } \\
& =\mathrm{TBR}+(3 F C H-4 \times \mathrm{vct}) \\
& \text { vctadr } \quad: \text { vector address } \\
& \text { vctofs } \quad: \text { vector offset } \\
& \text { vct } \quad: \text { vector number }
\end{aligned}
$$

## MB91301 Series

## INSTRUCTION CACHE

The instruction cache is a fast local memory for temporary storage. Once an instruction code is accessed from external slower memory, the instruction cache holds the instruction code inside to increase the speed of accessing the same code from then on.
By setting the RAM mode, the instruction cache data RAM is made directly read/write-accessible by software.

- Configuration
- FR family's basic instruction length : Two bytes
- Block layout : Two-way set associative
- Blocks : 128 blocks per way

16 bytes per block ( $=4$ sub-blocks)
4 bytes per sub-block ( $=1$ bus access unit)

- Instruction Cache Configuration



## MB91301 Series

- Instruction Cache Tags



## [bit 31 to bit 9] Address tag

The address tag stores the upper 23 bits of the memory address of the instruction cached in the corresponding block.
For example, memory address IA of the instruction data stored in sub-block k in block i is obtained from the following equation:
$\mathrm{IA}=$ address tag $\times 2^{9}+\mathrm{i} \times 2^{4}+\mathrm{k} \times 2^{2}$
The address tag is used to check for a match with the instruction address requested for access by the CPU. The CPU and cache behave as follows depending on the result of the tag check:

- When the requested instruction data exists in the cache (hit), the cache transfers the data to the CPU within the cycle.
- When the requested instruction data does not exist in the cache (miss), the CPU and cache obtain the data loaded by external access at the same time.


## [bit 7 to bit4] SBV3 to SBV0 : Sub-block validation

When SBV ${ }_{n}$ contains "1", the corresponding sub-block holds the current instruction data at the address located by the tag. Each sub-block usually holds two instructions (excluding immediate-value transfer instructions).

## [bit 3] TAGV : Tag validation bit

This bit indicates whether the address tag value is valid. When the bit contains " 0 ", the corresponding block is invalid regardless of the settings of the sub-block validation bits. (The bit is set to "0" when the cache is flushed.)

## [bit 1] LRU (only in way 1)

This bit exists only in the instruction cache tag in way 1 . The bit indicates way 1 or 2 as the way containing the last entry accessed in the selected set. When set to "1", the LRU bit indicates that the entry of the set in way 1 is the last entry accessed. When set to " 0 ", it indicates that the one in way 2 is the last entry accessed.

## [bit 0] ETLK : Entry lock

This bit is used to lock all the entries in the block corresponding to the tag in the cache. When the ETLK bit is set to "1", the entries are locked and are not updated when a cache miss occurs. Note, however, that invalid sub-blocks are updated. If a cache miss occurs with both of ways 1 and 2 in the entry lock states, access to external memory takes place after losing one cycle used for evaluating the cache miss.

## MB91301 Series

## Control Registers

- Cache Size Register (ISIZE)

- Instruction Cache Control Register (ICHCR)

The instruction cache (I-cache) control register (ICHCR) controls the operations of the instruction cache.
Writing a value to the ICHCR has no effect on the caching of any instruction fetched within three cycles that follow.

| bit <br> Address:000003E7H | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value 0-000000 в |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | RAM | - | GBLK | ALFL | EOLK | ELKR | FLSH | ENAB |  |
|  | R/W | - | R/W | R/W | R/W | R/W | R/W | R/W |  |



## MB91301 Series



ROMA $=0 \quad$ ROMA $=1$
Address (ROM absent) (ROM present)

| 00000000h | Direct area |
| :---: | :---: |
| 00010000н | IRAM |
| 00020000н |  |
| 00030000н |  |
| 00040000н |  |
| 00100000н | Cache area |
| FFFFFFFFFH |  |


(Even the D-bus RAM area is cashed, when it is transferred to the IA-Bus.) Internal ROM/RAM area should be cached.

Each chip-select area can be set as a non-cache area.

## MB91301 Series

## PERIPHERAL RESOURCES

## 1. External Bus Interface Controller

## - External Bus Interface Controller Features

- Maximum output address width = 32-bit (4 Gbytes memory space)
- Various different types of external memory (8-bit, 16-bit, or 32-bit devices) can be directly connected and the controller can support multiple devices with different access timings.
Asynchronous SRAM, asynchronous ROM/FLASH memory (supports multiple write strobe access or byteenable access)
Page mode ROM/FLASH memory (2, 4, or 8 page size)
Burst mode ROM/FLASH memory
Address/data multiplexed bus (8-bit or 16-bit width only)
Synchronous memory (built-in ASIC memory, etc.)
Note: Synchronous SRAM cannot be directly connected.
- Memory can be divided into eight independent banks (chip select areas) with a separate chip select output for each bank.
The size of each area can be set in 64 Kbytes increments (the size of each chip select area can range from 64 Kbytes to 2 Gbytes)
Each area can be located anywhere in the physical address space (subject to boundary limitations based on the area size)
- The following functions can be set independently for each chip select area :

Chip select area enable/disable (Access is not performed to disabled areas)
Setting of an access timing type to support each type of memory (For SDRAM, only the $\overline{\mathrm{CS}} \mathbf{~ a n d ~} \overline{\mathrm{CS7}}$ areas can be connected.)
Detailed access timing settings (wait cycles and similar settings for each access type)
Data bus width (8-bit, 16-bit, 32-bit)
Byte-ordering setting (big or little endian)
Note: The $\overline{\mathrm{CSO}}$ area must be big endian.
Write-prohibit setting (read-only areas)
Enable or disable loading into built-in cache
Enable or disable prefetch function
Maximum burst length setting (1, 2, 4, 8)

- Different detailed timing settings can be set for each timing type

Even for the same type, different settings can be used for each chip select area.
Up to 15 auto-wait cycles can be specified. (For asynchronous SRAM, ROM, Flash, and I/O areas)
The bus cycle can be extended by the external RDY input. (For asynchronous SRAM, ROM, Flash, and I/O areas)
Fast access wait and page wait settings are supported (For burst/page mode ROM and Flash areas) Idle cycles, recovery cycles, setup delays, and similar can be inserted.
Capable of setting timing values such as the CAS latency and RAS-CAS delay (SDRAM area)
Capable of controlling the distributed/centralized auto-refresh, self-refresh, and other refresh timings (SDRAM area)

- DMA supports fly-by transfer

Transfer between memory and I/O can be performed by a single access.
Memory wait cycles can be synchronized with the I/O wait period during fly-by transfer.
Hold times can be maintained by extending access to the data source only.
Separate idle and recovery cycle settings can be specified for use in fly-by transfer.

- Supports external bus arbitration using BRQ and BGRNT.
- Pins not used by the external interface can be set as general purpose I/O ports.
- Block Diagram


## Internal Internal address bus data bus



## MB91301 Series

- I/O pin

External interface pin (Some pins are general purpose pins.)
The following shows I/O pins of each interface.

- Normal bus interface

A23 to A00, D31 to D00 (AD15 to AD00)
$\overline{\mathrm{CS}}, \overline{\mathrm{CS}}, \overline{\mathrm{CS} 2}, \overline{\mathrm{CS3}}, \overline{\mathrm{CS} 4}, \overline{\mathrm{CS} 5}, \overline{\mathrm{CS} 6}, \overline{\mathrm{CS} 7}$
$\overline{\mathrm{AS}}$, SYSCLK, MCLK,
RD
$\overline{\mathrm{WR}}, \overline{\mathrm{WRO}}(\overline{\mathrm{UUB}}), \overline{\mathrm{WR1}}(\overline{\mathrm{ULB}}), \overline{\mathrm{WR2}}(\overline{\mathrm{ULB}}), \overline{\mathrm{WR3}}(\overline{\mathrm{LLB}})$, RDY, BRQ, $\overline{B G R N T}$

- Memory interface

MCLK, MCLKE
MCLKI (for SDRAM)
$\overline{\mathrm{LBA}}(=\overline{\mathrm{AS}}), \overline{\mathrm{BAA}}$ (for burst ROM/FLASH)
$\overline{\text { SRAS }}, \overline{\text { SCAS }}, \overline{\text { SWE }}(=\overline{\mathrm{WR}}$ ) (for SDRAM)
DQMUU, DQMUL, DQMLU, DQMLL (for SDRAM ( = $\overline{\mathrm{WR}}$, $\overline{\mathrm{WR} 1, ~ \overline{W R 2}, ~ \overline{W R 3}) ~) ~}$

- DMA interface

IOWR, $\overline{\text { IORD }}$
DACK0, DACK1
DREQ0, DREQ1
DEOP0, DEOP1

## MB91301 Series

- Register List


Notes : • Reserved indicates a reserved register. When writing, always set to " 0 ".

- The MODR register cannot be accessed by the user program.


## MB91301 Series

## 2. I/O Ports

MB91301 series pins can be used as I/O ports when not set for use by the external bus interface or the various peripheral I/O functions.

- I/O port (with pull-up resistor) block diagram


Note : For port output, the pull-up resistor is disabled irrespective of the setting.

I/O ports with pull-up resistors have the following registers :

- PDR (Port Data Register)
- DDR (Data Direction Register)
- PFR (Port Function Register)
- PCR (Pull-up Control Register)

I/O ports have three following modes

- When port is in input mode (PFR = " 0 " \& DDR = " 0 ")

PDR read : Reads the level of the corresponding external pin.
PDR write : Writes the value to the PDR.

- When port is in output mode (PFR = " 0 " \& DDR = " 1 ")

PDR read : Reads the PDR value.
PDR write : Outputs the PDR value to the corresponding external pin.

- When port is in peripheral output mode ( $\mathrm{PFR}=$ " 1 " \& $D D R=$ " $X$ ")

PDR : Reads the value of the corresponding peripheral output.
PDR write : Writes the value to the PDR.

## MB91301 Series

Notes :• Use byte access to access ports.

- The external bus function has priority for port 0 to port A when these are used as external bus pins. Accordingly, writing to the DDR has no effect on the pin input/output setting while the pins are operating as external bus pins. The value set in the DDR becomes meaningful when the PFR register is modified to set the pins as general purpose ports.
- In stop mode ( $\mathrm{HIZ}=0$ ), the pull-up resistor control register setting is used.
- In stop mode (HIZ = 1), the pull-up resistor control register (PCR) setting is ignored during hardware standby.
- Using pull-up resistors is prohibited when these pins are used as external bus pins. In this case, do not write " 1 " to the corresponding bit in the pull-up resistor control register (PCR).


## MB91301 Series

- Port Data Register (PDR)

|  | PDR0 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address : | 00000000н | P07 | P06 | P05 | P04 | P03 | P02 | P01 | P00 | XXXXXXXХв |
|  |  | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |  |
|  | PDR1 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value |
| Address: | 00000001н | P17 | P16 | P15 | P14 | P13 | P12 | P11 | P10 | XXXXXXXХв |
|  |  | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |  |
|  | PDR2 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value |
| Address: | 00000002н | P27 | P26 | P25 | P24 | P23 | P22 | P21 | P20 | XXXXXXXХв |
|  |  | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |  |
|  | PDR6 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value |
| Address: | 00000006н | P67 | P66 | P65 | P64 | P63 | P62 | P61 | P60 |  |
|  |  | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |  |
|  | PDR8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value |
| Address: | 00000008н | P87 | P86 | P85 | P84 | P83 | P82 | P81 | P80 | ХХХХХХХХв |
|  |  | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |  |
|  | PDR9 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value |
| Address: | 00000009н | - | P96 | P95 | P94 | P93 | P92 | P91 | P90 |  |
|  |  | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |  |
|  | PDRA | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value |
| Address: | 0000000Ан | PA7 | PA6 | PA5 | PA4 | PA3 | PA2 | PA1 | PA0 | ХХХХХХХХв |
|  |  | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |  |
|  | PDRB | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value |
| Address: | 0000000Вн | PB7 | PB6 | PB5 | PB4 | PB3 | PB2 | PB1 | PB0 | XXXXXXXXв |
|  |  | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |  |
|  | PDRG | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value |
| Address: | 00000010н | PG7 | PG6 | PG5 | PG4 | PG3 | PG2 | PG1 | PG0 | XXXXXXXX в $^{\text {¢ }}$ |
|  |  | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |  |
|  | PDRH | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value |
| Address: | 00000011н | - | - | - | - | - | PH2 | PH1 | PH0 | ---- ХХХв |
|  |  | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |  |
|  | PDRJ | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value |
| Address: 00000013н |  | PJ7 | PJ6 | PJ5 | PJ4 | PJ3 | PJ2 | PJ1 | PJo | XXXXXXXXв |
|  |  | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |  |

- PDR0 to PDR2, PDR6, PDR8 to PDRB, PDRG, PDRH and PDRJ are the I/O data registers for the I/O pots.
- The corresponding PDR0 to DDRJ and PFR6 to PFRJ registers control input/output.
- P00 to P07, P10 to P17 and P20 to P27 do not have a PFR (port function register).


## MB91301 Series

- Data Direction Register (DDR)

| Address: | DDR0 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 00000600н | P07 | P06 | P05 | P04 | P03 | P02 | P01 | P00 | 00000000в |
|  |  | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |  |
| Address: | DDR1 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value |
|  | 00000601н | P17 | P16 | P15 | P14 | P13 | P12 | P11 | P10 | 00000000 ${ }_{\text {в }}$ |
|  |  | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |  |
| Address : | DDR2 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value |
|  | 00000602н | P27 | P26 | P25 | P24 | P23 | P22 | P21 | P20 | 00000000в |
|  |  | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |  |
| Address : | 00000606н | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value |
|  |  | P67 | P66 | P65 | P64 | P63 | P62 | P61 | P60 | 00000000в |
|  |  | R/W | R/W | R/W | R/N | R/N | R/W | R/W | R/W |  |
| Address: | DDR8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value |
|  | 00000608H | P87 | P86 | P85 | P84 | P83 | P82 | P81 | P80 | 00000000в |
|  |  | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |  |
| Address: | DDR9 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value |
|  | 00000609н | - | P96 | P95 | P94 | P93 | P92 | P91 | P90 | - 0000000b |
|  |  | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |  |
| Address : | DDRA | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value |
|  | 0000060Ан | PA7 | PA6 | PA5 | PA4 | PA3 | PA2 | PA1 | PAO | 00000000 ${ }_{\text {B }}$ |
|  |  | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |  |
| Address : | DDRB | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value |
|  | 0000060Вн | PB7 | PB6 | PB5 | PB4 | PB3 | PB2 | PB1 | PB0 | 00000000в |
|  |  | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |  |
| Address : | DDRG | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value |
|  | 00000400н | PG7 | PG6 | PG5 | PG4 | PG3 | PG2 | PG1 | PG0 | 00000000 ${ }_{\text {B }}$ |
|  |  | R/W | R/W | R/W | R/W | R/w | R/W | R/W | R/W |  |
| Address : | DDRH | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value |
|  | 00000401н | - | - | - | - | - | PH2 | PH1 | PH0 | $----000 \text { в }$ |
|  |  | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |  |
| Address : | DDRJ | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value |
|  | 00000403н | PJ7 | PJ6 | PJ5 | PJ4 | PJ3 | PJ2 | PJ1 | PJo | 00000000 ${ }_{\text {B }}$ |
|  |  | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |  |

DDR0 to DDR2, DDR6, DDR8 to DDRB, DDRG, DDRH and DDRJ control the direction (input or output) of each bit in the corresponding port.
When PFR $=0 \quad$ DDR $=0:$ Port input DDR $=1:$ Port output
When PFR $=1 \quad$ DDR $=0:$ Peripheral input DDR $=1$ : Peripheral output

## MB91301 Series

- Pull-up Resistor Control Register (PCR)

PCRO bit
Address: $00000620^{H}$
bit


PCR1 bit
bit


PCR2
Address: 00000622н
bit


PCR6 bit


PCR8 bit


PCR9 bit


PCRA bit
Address: 0000062Ан


PCRB bit


PCRH bit


Initial value 00000000 в

Initial value 00000000 в

Initial value 00000000в

Initial value 00000000 в

Initial value $00000000_{B}$

Initial value

- 000--0-в

Initial value 00000000 в

Initial value 00000000в

Initial value
--- - 000в

PCR0 to PCR2, PCR6, PCR8 to PCRB, PCRG, PCRH and PCRJ control the pull-up resistors for the corresponding port.
PCR = 0 : No pull-up resistor
PCR = 1 : Use pull-up resistor

## MB91301 Series



PFR6, PFR8 to PFRB, PFRA2, PFRG, PFRH and PFRJ control the output for the corresponding external bus interface or peripheral output bit.
Always write " 0 " to unused bits in the PFR.

## MB91301 Series

## 3. Interrupt Controller

The interrupt controller receives and processes interrupts.

## - Hardware Configuration

The interrupt controller consists of the following :

- ICR register
- Interrupt priority determination circuit
- Interrupt level and interrupt number (vector) generator
- Hold request removal request generator


## - Principal Functions

The main functions of the interrupt controller are as follows :

- Detect NMI and interrupt requests
- Prioritize interrupts (according to level and number)
- Notify interrupt level of selected interrupt request (to CPU)
- Notify interrupt number of selected interrupt request (to CPU) If an NMI or interrupt request with an interrupt level other than "111118" occurs, notify recovery from stop mode (to CPU)
- Generate hold request removal requests to the bus master
- Block Diagram



## MB91301 Series

- Register List

Address: 00000440 H
Address: 00000441н
Address: 00000442H
Address: 00000443H
Address: 00000444H
Address: 00000445H
Address: 00000446
Address: 00000447H
Address: 00000448H
Address: 00000449н
Address: 0000044Aн
Address: 0000044Bн
Address: 0000044Cн
Address: 0000044Dh
Address: 0000044EH
Address: 0000044FH
Address: 00000450H
Address: 00000451H
Address: 00000452H
Address: 00000453H
Address: 00000454H
Address: 00000455H
Address: 00000456
Address: 00000457H
Address: 00000458H
Address: 00000459H
Address: 0000045Aн
Address: 0000045Вн
Address: 0000045 CH
Address: 0000045Dh
Address: 0000045Ен
Address: 0000045FH

| bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | ICR4 | ICR3 | ICR2 | ICR1 | ICR0 |
| - | - | - | ICR4 | ICR3 | ICR2 | ICR1 | ICR0 |
| - | - | - | ICR4 | ICR3 | ICR2 | ICR1 | ICR0 |
| - | - | - | ICR4 | ICR3 | ICR2 | ICR1 | ICR0 |
| - | - | - | ICR4 | ICR3 | ICR2 | ICR1 | ICR0 |
| - | - | - | ICR4 | ICR3 | ICR2 | ICR1 | ICR0 |
| - | - | - | ICR4 | ICR3 | ICR2 | ICR1 | ICR0 |
| - | - | - | ICR4 | ICR3 | ICR2 | ICR1 | ICR0 |
| - | - | - | ICR4 | ICR3 | ICR2 | ICR1 | ICR0 |
| - | - | - | ICR4 | ICR3 | ICR2 | ICR1 | ICR0 |
| - | - | - | ICR4 | ICR3 | ICR2 | ICR1 | ICR0 |
| - | - | - | ICR4 | ICR3 | ICR2 | ICR1 | ICR0 |
| - | - | - | ICR4 | ICR3 | ICR2 | ICR1 | ICR0 |
| - | - | - | ICR4 | ICR3 | ICR2 | ICR1 | ICR0 |
| - | - | - | ICR4 | ICR3 | ICR2 | ICR1 | ICR0 |
| - | - | - | ICR4 | ICR3 | ICR2 | ICR1 | ICR0 |
| - | - | - | ICR4 | ICR3 | ICR2 | ICR1 | ICR0 |
| - | - | - | ICR4 | ICR3 | ICR2 | ICR1 | ICR0 |
| - | - | - | ICR4 | ICR3 | ICR2 | ICR1 | ICR0 |
| - | - | - | ICR4 | ICR3 | ICR2 | ICR1 | ICR0 |
| - | - | - | ICR4 | ICR3 | ICR2 | ICR1 | ICR0 |
| - | - | - | ICR4 | ICR3 | ICR2 | ICR1 | ICR0 |
| - | - | - | ICR4 | ICR3 | ICR2 | ICR1 | ICR0 |
| - | - | - | ICR4 | ICR3 | ICR2 | ICR1 | ICR0 |
| - | - | - | ICR4 | ICR3 | ICR2 | ICR1 | ICR0 |
| - | - | - | ICR4 | ICR3 | ICR2 | ICR1 | ICR0 |
| - | - | - | ICR4 | ICR3 | ICR2 | ICR1 | ICR0 |
| - | - | - | ICR4 | ICR3 | ICR2 | ICR1 | ICR0 |
| - | - | - | ICR4 | ICR3 | ICR2 | ICR1 | ICR0 |
| - | - | - | ICR4 | ICR3 | ICR2 | ICR1 | ICR0 |
| - | - | - | ICR4 | ICR3 | ICR2 | ICR1 | ICR0 |
| - | - | - | ICR4 | ICR3 | ICR2 | ICR1 | ICR0 |

ICROO
ICR01
ICR02
ICR03
ICR04
ICR05
ICR06
ICR07
ICR08
ICR09
ICR10
ICR11
ICR12
ICR13
ICR14
ICR15
ICR16
ICR17
ICR18
ICR19
ICR20
ICR21
ICR22
ICR23
ICR24
ICR25
ICR26
ICR27
ICR28
ICR29
ICR30
ICR31

## MB91301 Series

(Continued)

Address: 00000460
Address: 00000461н
Address: 00000462H
Address: 00000463H
Address: 00000464H
Address: 00000465
Address: 00000466
Address: 00000467H
Address: 00000468н
Address: 00000469н
Address: 0000046Ан
Address: 0000046BH
Address: 0000046CH
Address: 0000046DH
Address: 0000046EH
Address: 0000046FH

| bit 7 |
| :--- | | - | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | ICR4 | ICR3 | ICR2 | ICR1 | ICR0 |
| - | - | - | ICR4 | ICR3 | ICR2 | ICR1 | ICR0 |
| - | - | - | ICR4 | ICR3 | ICR2 | ICR1 | ICR0 |
| - | - | - | ICR4 | ICR3 | ICR2 | ICR1 | ICR0 |
| - | - | - | ICR4 | ICR3 | ICR2 | ICR1 | ICR0 |
| - | - | - | ICR4 | ICR3 | ICR2 | ICR1 | ICR0 |
| - | - | - | ICR4 | ICR3 | ICR2 | ICR1 | ICR0 |
| - | - | - | ICR4 | ICR3 | ICR2 | ICR1 | ICR0 |
| - | - | - | ICR4 | ICR3 | ICR2 | ICR1 | ICR0 |
| - | - | - | ICR4 | ICR3 | ICR2 | ICR1 | ICR0 |
| - | - | - | ICR4 | ICR3 | ICR2 | ICR1 | ICR0 |
| - | - | - | ICR4 | ICR3 | ICR2 | ICR1 | ICR0 |
| - | - | - | ICR4 | ICR3 | ICR2 | ICR1 | ICR0 |
| - | - | - | ICR4 | ICR3 | ICR2 | ICR1 | ICR0 |
| - | - | - | ICR4 | ICR3 | ICR2 | ICR1 | ICR0 |

ICR32
ICR33
ICR34
ICR35
ICR36
ICR37
ICR38
ICR39
ICR40
ICR41
ICR42
ICR43
ICR44
ICR45
ICR46
ICR47

Address: 0000045H

| MHALTI | - | - | LVL4 | LVL3 | LVL2 | LVL1 | LVL0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | HRCL

## MB91301 Series

## 4. External Interrupt/NMI Control Block

The external interrupt control block controls external interrupt requests input to the $\overline{\text { NMI }}$ and INTO to INT7 pins.
The interrupt trigger level can be selected from "H", "L", "rising edge", or "falling edge" (except for NMI).

- Block Diagram



## - Register List

External interrupt enable register (ENIR)


External interrupt request register (EIRR)


Request level setting register (ELVR)


## MB91301 Series

## 5. Delay Interrupt Module

The delay interrupt module is used to generate interrupts for task switching.
This module can be used to generate and cancel interrupts to the CPU via software.

- Block Diagram

- Register List

Delay interrupt control register (DICR) bit

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | DLYI |

## MB91301 Series

## 6. PPG Timer

The PPG timer can output highly precise PWM waveforms efficiently.
The MB91301 series contains four channels of PPG timer.

- Features of the PPG Timer
- Each channel consists of a 16 -bit down counter, a 16 -bit data register with cycle setting buffer, a 16-bit compare register with duty setting buffer, and pin control section.
- The count clocks for the 16 -bit down counter can be selected from the following four types : Internal clock $\phi, \phi / 4, \phi / 16, \phi / 64$
- The counter is initialized to "FFFFH" at a reset or counter borrow.
- Each channel has a PPG output.
- Register outline

Cycle setting register: Reload data register with buffer
Duty setting register: Compare register with buffer
Transfer from the buffer takes place upon a counter borrow.

- Pin control overview

A duty match sets the pin control section to 1. (Preferential)
A counter borrow resets it to 0 .
The output value fix mode is available, which can each output all "L" (or "H").
A polarity can also be specified.

- An interrupt request can be generated at a combination of the following events :

Activation of the PPG timer
Counter borrow (cycle match)
Duty match
Counter borrow (cycle match) or duty match
DMA transfer can be initiated by the above interrupt request.

- It is possible to set the simultaneous activation of two or more channels by means of software or another interval timer.
Restarting during operation can also be set.
- The request level to be detected can be selected from among "rising edge", "falling edge", and "both edges".


## MB91301 Series

- Block diagram

- Block diagram for 1 channel



## MB91301 Series

- Register List



## MB91301 Series

## 7. 16-Bit Reload Timer

The 16 -bit timer consists of a 16 -bit down-counter, 16 -bit reload register, prescaler for generating the internal count clock, and a control register.
The clock source can be selected from three internal clock signals (machine clock divided by 2,8 , or 32 ) or the external event.
The interrupt can be used to initiate DMA transfer.
The MB91301 series has three 16-bit reload timer channels.

- Block Diagram



## MB91301 Series

## - Register List

Control status register (TMCSR)


16-bit timer register (TMR)
bit 15

16-bit reload register (TMRLR)
bit 15

## MB91301 Series

## 8. U-TIMER (16 bit timer for UART baud rate generation)

The U-TIMER is a 16 -bit timer used to generate the baud rate for the UART. Any desired baud rate can be set using the combination of the chip operating frequency and U-TIMER reload value.
The U-TIMER can also be used as an interval timer by generating an interrupt from a count underflow event. The MB91301 series has three U-TIMER channels. When used as an interval timer, two U-TIMER channels can be connected in cascade for a maximum count interval of up to $2^{32} \times \phi$.
Cascade connection is only available for ch0 and ch1 or ch0 and ch2.

- Block Diagram

under flow U-TIMER 1


## MB91301 Series

- Register List

- U-TIMER (UTIM)


UTIM contains the timer value. Use a 16-bit transfer instruction to access the register.
Reload register (UTIMR)


UTIMR is the register that contains the value to be reloaded to UTIM when UTIM causes an underflow. Use a 16-bit transfer instruction to access the register.

## MB91301 Series

## 9. UART

The UART is a serial I/O port for asynchronous (start-stop synchronized) or CLK synchronized transmission. The MB91301 series has three UART channels.

## - UART Features

- Full duplex double buffer
- Asynchronous (start-stop synchronized) or CLK synchronized transmission
- Supports multi-processor mode
- Fully programmable baud rate

The internal timer can be set to any desired baud rate (see "8. U-TIMER" description)

- Variable baud rate can be input from an external clock.
- Error detection functions (parity, framing, overrun)
- Transmission signal format is NRZ
- The interrupt can be used to initiate DMA transfer.
- The DMAC interrupt can be cleared by writing to the DRCL register.


## MB91301 Series

- Block Diagram



## MB91301 Series

- Register List


Serial input data register
Serial output data register (SIDR/SODR)

| bit |
| :---: | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D7 | D6 | D5 | D4 | D3 | D2 | D1 |

Serial status register (SSR)

| bit |
| :---: | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | PE | ORE | FRE | RDRF | TDRE | BDS | RIE |
| TIE |  |  |  |  |  |  |  |

Serial mode register (SMR)

| bit |
| :---: | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MD1 | MD0 | - | - | CS0 | - | SCKE | - |

Serial control register (SCR)

| bit |
| :---: | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | PEN | P | SBL | CL | $\mathrm{A} / \mathrm{D}$ | REC | RXE |

DRCL register (DRCL)


## MB91301 Series

## 10. A/D Converter (Successive Approximation Type)

The A/D converter converts analog input voltages to digital values.

## - A/D Converter Features

- Peripheral clock (CLKP) 140 clock cycle
- Minimum conversion time $4.1 \mu \mathrm{~s} / \mathrm{ch}$ (for machine clock $34 \mathrm{MHz}=$ CLKP)
- Built-in sample \& hold circuit
- Resolution = 10-bit
- 4 channel program-selectable analog inputs

Single conversion mode : Convert 1 specified channel
Scan conversion mode : Continuous conversion of multiple channels. Conversion can be specified for up to 4 channels.

- Single, continuous, and stop conversion operation is supported.

Single conversion mode : Convert specified channel then stop.
Continuous conversion mode : Perform continuous conversion for the selected channel.
Stop conversion mode : Perform conversion for one channel, then wait for the next activation trigger
(synchronizes the conversion start timing)

- DMA transfer can be initiated by an interrupt.
- Selectable conversion activation trigger: Software, external trigger (falling edge), or reload timer (rising edge)


## MB91301 Series

- Block Diagram

- Register List

Control status register (ADCS)

| bit |
| :---: | | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | BUSY | INT | INTE | CRF | STS 1 | STSO | STRT |


| bit |
| :---: | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MD1 | MD0 | ANS2 | ANS1 | ANS0 | ANE2 | ANE1 |
| ANE0 |  |  |  |  |  |  |  |

Data register (ADCR)

bit

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

Conversion result register (ADCR0 to ADCR3)

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

## MB91301 Series

## 11. DMAC (DMA Controller)

The DMA controller is used to perform DMA (direct memory access) transfer on the FR family device. Using DMA transfer under the control of the DMA controller improves system performance by enabling data to be transferred at high speed independently of the CPU.

## - Hardware Configuration

- Independent DMA channels $\times 5$ channels
- 5 -channel independent access control circuits
- 32-bit address register (Supports reloading : 2 per channel)
- 16-bit transfer count register (Supports reloading : 1 per channel)
- 4-bit block count register (1 per channel)
- External transfer request input pins : DREQ0, DREQ1 (ch0, ch1 only)
- External transfer request acknowledge output pins : DACK0, DACK1 (ch0, ch1 only)
- DMA completion output pins : DEOP0, DEOP1 (ch0, ch1 only)
- fly-by transfer (memory to I/O , I/O to memory) (ch0, ch1 only)
- Two-cycle transfer
- Main Functions of the DMA Controller
- Supports independent data transfer for multiple channels (5 channels)
(1) Priority order (ch $0>$ ch $1>$ ch $2>$ ch $3>$ ch 4$)$
(2) Order can be reversed for ch 0 and ch 1
(3) DMAC activation triggers
- Input from dedicated external pin (edge detection/level detection, ch 0, ch 1 only)
- Request from built-in peripheral (shared interrupt request, including external interrupts)
- Software request (register write)
(4) Transfer modes
- Demand transfer, burst transfer, step transfer, or block transfer Addressing mode: Full 32-bit address (increment/decrement/fixed) (address increment can be in the range-255 to +255 )
- Data type : byte/half-word/word
- Single-shot or reload operation selectable


## MB91301 Series

- Block Diagram



## MB91301 Series

- Register List

|  |  |  | bit | 31 | 2423 | 1615 | 0807 | 00 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ch 0 control status re | register A | DMACAO 0000200H |  |  |  |  |  |  |
| ch 0 control status re | register B | DMACB0 0000204H |  |  |  |  |  |  |
| ch 1 control status re | register A | DMACA1 0000208H |  |  |  |  |  |  |
| ch 1 control status re | register B | DMACB1 000020Сн |  |  |  |  |  |  |
| ch 2 control status re | register A | DMACA2 0000210H |  |  |  |  |  |  |
| ch 2 control status re | register B | DMACB2 0000214H |  |  |  |  |  |  |
| ch 3 control status re | register A | DMACA3 0000218H |  |  |  |  |  |  |
| ch 3 control status re | register B | DMACB3 000021CH |  |  |  |  |  |  |
| ch 4 control status re | register A | DMACA4 0000220H |  |  |  |  |  |  |
| ch 4 control status re | register B | DMACB4 0000224H |  |  |  |  |  |  |
|  |  |  | bit | 31 | 2423 | 1615 | 0807 | 00 |
| Overall control register |  | DMACR 0000240H |  |  |  |  |  |  |
| ch 0 transfer source address register |  | DMASAO 0001000H |  |  |  |  |  |  |
| ch 0 transfer destination address register |  | DMADAO 0001004H |  |  |  |  |  |  |
| ch 1 transfer source address register |  | DMASA1 0001008H |  |  |  |  |  |  |
| ch 1 transfer destination address register |  | DMADA1 000100 CH |  |  |  |  |  |  |
| ch 2 transfer source address register |  | DMASA2 0001010H |  |  |  |  |  |  |
| ch 2 transfer destination address register |  | DMADA2 0001014H |  |  |  |  |  |  |
| ch 3 transfer source address register |  | DMASA3 0001018H |  |  |  |  |  |  |
| ch 3 transfer destination address register |  | DMADA3 000101CH |  |  |  |  |  |  |
| ch 4 transfer source address register |  | DMASA4 0001020H |  |  |  |  |  |  |
| ch 4 transfer destination address register |  | DMADA4 0001024H |  |  |  |  |  |  |

## MB91301 Series

## 12. $I^{2} \mathrm{C}$ Interface

$I^{2} \mathrm{C}$ interface is the serial I/O port that support INTER IC BUS and functions as the master/slave device on the $I^{2} \mathrm{C}$ bus. It has the features below.

- Master/slave transmission and reception
- Arbitration function
- Clock synchronization
- Slave address/general call address detection function
- Forwarding direction detection function
- The function of generating/detecting repeat "START" conditions.
- Bus error detection function
- 10-bit/7-bit slave address
- Control slave address receiving at the master mode
- For support multiple slave address
- Can be interrupt at transmitting or bus mirror
- For normal mode (Max 100 Kbps ) /fast mode (Max 400 Kbps )


## MB91301 Series

- Block Diagram (1 ch)



## MB91301 Series

- Register List
- Bus control register (IBCRO/1)

Address :
000094н/0000B4н
Initial value $=>\quad \mathrm{R}$

- Bus status register (IBSR0/1)

Address :
000095н/0000B5

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BB | RSC | AL | LRB | TRX | AAS | GCA | ADT |
| R | R | R | R | R | R | R | R |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

- 10-bit slave address register (ITBAO/1)

Address :
000096н/0000В6н


Address :
000097н/0000B7н
Initial value = >

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BER | BEIE | SCC | MSS | ACK | GCAA | INTE | INT |
| R/W | R/W | W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

## MB91301 Series

(Continued)

- 10-bit slave address mask register (ITMK0/1)

- 7-bit slave address register (ISBA0/1)

Address :
00009Вн/0000ВВн

Initial value = >


- 7-bit slave address mask register (ISMK0/1)

Address :

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ENSB | SM6 | SM5 | SM4 | SM3 | SM2 | SM1 | SM0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

-Data register (IDAR0/1)
Address :
00009Dн/0000BDн

-Clock control register (ICCRO/1)
Address :


Initial value = >
0
-Clock disable register (IDBL0/1)
Address :
00009Fн/0000BFн


## MB91301 Series

13. 16 bit Free Run Timer

16-bit free-run timer consists of a 16-bit up counter and a control status register.
The timer count value is used as the base timer of output compare and input capture.

- The count clock can be selected from four different clocks.
- Can be generated the interrupt by the counter over-flow.
- Setting the mode enables initialization of counter through compare-match operation with the value of the compare clear register0 in the output compare.


## MB91301 Series

-Block Diagram

-Register List

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| T 15 | T 14 | T 13 | T 12 | T 11 | T 10 | T 9 | T 8 |

Timer data register (upper) (TCDT)

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| T07 | T06 | T05 | T04 | T03 | T02 | T01 | T00 |


| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ECLK | IVF | IVFE | STOP | MODE | CLR | CLK1 | CLKO |

Timer data register (lower) (TCDT)
Timer control status register (lower) (TCCS)

## MB91301 Series

## 14. Input Capture

This module has a function that detects a rising edge, falling edge or both edges and holds a value of the 16 -bit free-run timer in a register at the time of detection. It can also generate an interrupt when detecting an edge.
The input capture consist of input capture and control registers.
Each input capture have the corresponded external input pins.

- The valid edge of the external input can be selected from three types :

Rising edge
Falling edge
Both edges

- It can generate an interrupt when it detects the valid edge of the external input.


## MB91301 Series

-Block Diagram


## MB91301 Series

-Register List


| 7 | 6 | 5 | 4 | 3 |  | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CP07 | CP06 | CP05 | CP04 | CP03 | CP02 | CP01 | CP00 |


| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ICP3 | ICP2 | ICE3 | ICE2 | EG31 | EG30 | EG21 | EG20 |


| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ICP1 | ICP0 | ICE1 | ICE0 | EG11 | EG10 | EG01 | EG00 |

Input capture data register (lower) (IPCP)

Capture control register (ICS23)

Capture control register (ICS01)

## MB91301 Series

## 15. Clock Generation Control

The internal operating clock is generated as follows in MB91301 series.

- Source clock selection : Selects the clock source.
- Base clock generation : The base clock is generated by dividing the source clock by 2 or using a PLL.
- Generation in each internal block : The base clock is divided to generate the operating clock for each block.


## MB91301 Series

- Block Diagram



## MB91301 Series

- Register List
- RSRR : Reset initiation register/Watchdog timer control register

| bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address : 00000480H | INIT | - | WDOG | - | SRST | - | WT1 | WT0 |
|  | R | R | R | R | R | R | R/W | R/W |
| Initial value ( $\overline{\text { INIT }}$ pin) | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Initial value (INIT) | - | 0 | - | X | X | - | 0 | 0 |
| Initial value (RST) | $X$ | X | X | - | - | X | 0 | 0 |

- STCR : Standby control register

|  | bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | STOP | SLEEP | HIZ | SRST | OS1 | OS0 | - | OSCD1 |  |
|  | Address : 00000481 | R/W | R/W | R/W | R/W | R/W | - | R/W |  |
| Initial value (INIT pin) | 0 | 0 | 1 | 1 | 0 | 0 | - | 1 |  |
| Initial value (INIT) | 0 | 0 | 1 | 1 | $X$ | $X$ | - | 1 |  |
| Initial value (RST) | 0 | 0 | $X$ | 1 | $X$ | $X$ | - | $X$ |  |

- TBCR : Timebase counter control register

| bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address : 00000482н | TBIF | TBIE | TBC2 | TBC1 | TBC0 | - | SYNCR | SYNCS |
|  | R/W | R/W | R/W | R/W | R/W | - | R/W | R/W |
| Initial value (INIT) | 0 | 0 | x | X | X | - | 0 | 0 |
| Initial value (RST) | 0 | 0 | X | X | X | - | X | X |

- CTBR : Timebase counter clear register

|  | bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| ---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  |  |  |  |  |  |  |

- CLKR : Clock source control register

| bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address : 00000484H | - | PLL1S2 | PLL1S1 | PLL1S0 | - | PLL1EN | CLKS1 | CLKS0 |
|  | - | R/W | R/W | R/W | - | R/W | R/W | R/W |
| Initial value (INIT) | - | 0 | 0 | 0 | - | 0 | 0 | 0 |
| Initial value (RST) | - | X | X | X | - | X | X | X |

(Continued)

## MB91301 Series

(Continued)
-WPR: Watchdog reset generation delay register

| bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address : 00000485 ${ }_{\text {H }}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|  | W | W | W | W | W | W | W | W |
| Initial value (INIT) | X | X | x | X | X | X | X | X |
| Initial value (RST) | X | X | X | X | X | X | X | X |

- DIVRO : Base clock division setting register 0

| bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Address : 00000486H | B 3 | B 2 | B 1 | B 0 | P 3 | P 2 | P 1 | P 0 |
|  | $\mathrm{R} / \mathrm{W}$ | $\mathrm{R} / \mathrm{W}$ | $\mathrm{R} / \mathrm{W}$ | $\mathrm{R} / \mathrm{W}$ | $\mathrm{R} / \mathrm{W}$ | $\mathrm{R} / \mathrm{W}$ | $\mathrm{R} / \mathrm{W}$ | $\mathrm{R} / \mathrm{W}$ |  |
| Initial value (INIT) | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |  |
| Initial value (RST) | X | X | X | X | X | X | X | X |  |

- DIVR1 : Base clock division setting register 1

|  | bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Address : 00000487H | T3 | T2 | T1 | T0 | - | - | - | - |
|  | R/W | $\mathrm{R} / \mathrm{W}$ | $\mathrm{R} / \mathrm{W}$ | $\mathrm{R} / \mathrm{W}$ | - | - | - | - |  |
| Initial value (INIT) | 0 | 0 | 0 | 0 | - | - | - | - |  |
| Initial value (RST) | X | X | X | X | - | - | - | - |  |

- : Changes depending on what triggered the reset.
$\times$ : Not initialized


## MB91301 Series

## ■ ELECTRICAL CHARACTERISTICS

## 1. Absolute Maximum Ratings

| $\left(\mathrm{Vss}=\mathrm{AV}_{s s}=0 \mathrm{~V}\right)$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Rating |  | Unit | Remarks |
|  |  | Min | Max |  |  |
| Supply voltage | Vcc | Vss - 0.5 | Vss +4.0 | V | *1 |
| Analog supply voltage | AVcc | Vss - 0.5 | Vss +4.0 | V | *2 |
| Analog reference voltage | AVRH, AVRL | Vss - 0.5 | AVcc | V | *2 |
| Input voltage | $\mathrm{V}_{1}$ | Vss - 0.3 | Vcc +0.3 | V |  |
| Analog pin input voltage | $\mathrm{V}_{\text {IA }}$ | Vss -0.3 | $\mathrm{AV} \mathrm{cc}+0.3$ | V |  |
| Output voltage | Vон | Vss -0.3 | $\mathrm{V}_{\mathrm{cc}}+0.3$ | V |  |
| "L" level maximum output current | loL | - | 10 | mA | *3 |
| "L" level average output current | Iolav | - | 8 | mA | * 4 |
| "L" level total maximum output current | Elo | - | 100 | mA |  |
| "L" level total average output current | Elolav | - | 50 | mA | *5 |
| " H " level maximum output current | Іон | - | -10 | mA | *3 |
| "H" level average output current | lohav | - | -4 | mA | * 4 |
| "H" level total maximum output current | $\Sigma$ Іон | - | -50 | mA |  |
| "H" level total average output current | $\Sigma$ Iohav | - | -20 | mA | *5 |
| Power consumption | PD | - | 1000 | mW |  |
| Operating temperature | Ta | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage temperature | Tsta | -50 | +150 | ${ }^{\circ} \mathrm{C}$ |  |

*1 : Vcc must not be lower than $\mathrm{V}_{\mathrm{ss}}-0.3 \mathrm{~V}$.
*2 : AVcc, AVRH and AVRL should not exceed V cc+ +0.3 V , including at power-on. AVRH and AVRL should not exceed AVcc. Also AVRL should not exceed AVRH.
*3 : The maximum output current is the peak value for a single pin.
*4 : The average output current is the average current for a single pin over a period of 100 ms .
*5 : The total average output current is the average current for all pins over a period of 100 ms .

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

## MB91301 Series

## 2. Recommended Operating Conditions

$$
(\mathrm{V} s \mathrm{~s}=\mathrm{AV} \mathrm{ss}=0 \mathrm{~V})
$$

| Parameter | Symbol | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |  |
| Supply voltage | Vcc | 3.0 | 3.6 | V | Normal operation |
| Analog supply voltage | AVcc | Vss +3 | 3.6 | V |  |
| Analog reference voltage | AVRH | AVss | AVcc | V |  |
|  | AVRL | AVss | AVRH | V |  |
| Operating temperature | Ta | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |  |

<Notes on turning the power on>
The maximum power rising slope ( $\Delta \mathrm{V} / \Delta \mathrm{t})$ must be $0.05 \mathrm{~V} / \mu \mathrm{s}$ when the 3 V power supply is turned on.
It takes about $100 \mu$ s until the 2.5 V power supply becomes stable after the 3 V power supply becomes stable.
Keep INIT input during that interval.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.
Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.
No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

## MB91301 Series

## 3. DC Characteristics

$\left(\mathrm{V}\right.$ cc $=3.0 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{~V}$ ss $=\mathrm{AV}$ ss $=0 \mathrm{~V}, \mathrm{Ta}=0^{\circ} \mathrm{C}$ to $\left.+70^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Condition | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |  |
| "H" level input voltage | VIH | Non-hysteresis input pin | - | 2.0 | - | $\mathrm{Vcc}+0.3$ | V |  |
|  | Vihs | Hysteresis input pin | - | $0.8 \times \mathrm{Vcc}$ | - | $\mathrm{Vcc}+0.3$ | V | Hysteresis input |
| "L" level input voltage | VIL | Non-hysteresis input pin | - | Vss | - | 0.8 | V |  |
|  | Vıs | Hysteresis input pin | - | Vss | - | $0.2 \times \mathrm{Vcc}$ | V | Hysteresis input |
| "H" level output voltage | Vон | All output pins | $\begin{aligned} & \mathrm{V} \mathrm{cc}=3.0 \mathrm{~V} \\ & \mathrm{loH}=-4.0 \mathrm{~mA} \end{aligned}$ | $\mathrm{Vcc}-0.4$ | - | Vcc | V |  |
| "L" level output voltage | VoL | All output pins | $\begin{aligned} & \mathrm{V} \mathrm{cc}=3.0 \mathrm{~V} \\ & \mathrm{loL}=4.0 \mathrm{~mA} \end{aligned}$ | Vss | - | 0.4 | V |  |
| Input leak current (Hi-Z output leak current) | Iı | All input pins* | $\begin{array}{\|l} \mathrm{V}_{c \mathrm{c}}=3.6 \mathrm{~V} \\ 0.45 \mathrm{~V}<\mathrm{V}_{1}< \\ \mathrm{V}_{\mathrm{cc}} \end{array}$ | -5 | - | +5 | $\mu \mathrm{A}$ |  |
| Pull-up resistance | Rup | With pins Pullup settings | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=3.6 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{I}}=0.45 \mathrm{~V} \end{aligned}$ | 10 | 25 | 120 | $\mathrm{k} \Omega$ |  |
| Power supply current | Icc | Voc | $\begin{aligned} & \mathrm{fc}_{\mathrm{c}}=17 \mathrm{MHz} \\ & \mathrm{~V}_{\mathrm{cc}}=3.6 \mathrm{~V} \end{aligned}$ | - | 120 | 150 | mA | When operating at : CLKB : 68 MHz CLKT : 68 MHz CLKP : 34 MHz ( $\times 4$ multiplier) |
|  | Iccs |  | $\begin{aligned} & \mathrm{f}_{\mathrm{c}}=17 \mathrm{MHz} \\ & \mathrm{~V}_{\mathrm{cc}}=3.6 \mathrm{~V} \end{aligned}$ | - | 50 | 90 | mA | When sleeping at : CLKP : 34 MHz in sleep mode |
|  | Ic ¢ H |  | $\begin{aligned} & \mathrm{Ta}=+25^{\circ} \mathrm{C} \\ & \mathrm{Vcc}=3.6^{\mathrm{V}} \end{aligned}$ | - | 200 | 700 | $\mu \mathrm{A}$ | In stop mode |
| Input capacitance | Cin | Except for Vcc Vss $A V c c$ $A V_{s s}$ AVRH AVR | - | - | 5 | 15 | pF |  |

*: Excludes X0, X1, pins with internal pull-up resistor (INIT, TRST), and pins with a pull-up resistor set by PCR.

## MB91301 Series

## 4. AC Characteristics

(1) Clock Timing Ratings
$\left(\mathrm{Vcc}=3.0 \mathrm{~V}\right.$ to 3.6 V , $\mathrm{Vss}=\mathrm{AV} \mathrm{ss}=0 \mathrm{~V}, \mathrm{Ta}=0^{\circ} \mathrm{C}$ to $\left.+70^{\circ} \mathrm{C}\right)$

| Parameter | $\begin{gathered} \text { Sym- } \\ \text { bol } \end{gathered}$ | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |  |
| Clock frequency (1) | fc | $\begin{aligned} & \hline \mathrm{X0}, \\ & \mathrm{X} 1 \end{aligned}$ | - | 12.5 | 17 | MHz | Using PLL <br> (When operating at max internal frequency $(68 \mathrm{MHz})=$ 17 MHz self-oscillation with $\times 4$ PLL) |
| Clock cycle time | tc | $\begin{aligned} & \mathrm{xo}, \\ & \mathrm{x}, \end{aligned}$ |  | - | 58.8 | ns |  |
| Clock frequency (2) | $f \mathrm{f}$ | $\begin{aligned} & \mathrm{X0}, \\ & \mathrm{X} 1 \end{aligned}$ | - | 10 | 34 | MHz | Self-oscillation (1/2 division input) |
| Internal operation clock frequency | fcp | - | - | 0.78* | 68 | MHz | CPU |
|  | fcpp |  |  | 0.78* | 34 | MHz | Peripherals |
|  | fcpt |  |  | 0.78* | 68 | MHz | External bus |
| Internal operation clock cycle time | tcp | - | - | 14.7 | 1280* | ns | CPU |
|  | tcpp |  |  | 29.4 | 1280* | ns | Peripherals |
|  | tcpt |  |  | 14.7 | 1280* | ns | External bus |

*: Values are for minimum clock frequency ( 12.5 MHz ) input to XO , oscillation circuit uses PLL, and gear ratio $=1 / 16$.

- Conditions for measuring the clock timing ratings


Output pin


- Warranted operation range



## MB91301 Series

- External/internal clock setting range


Notes : • If using the PLL, input an external clock in the range 12.5 MHz to 17 MHz .

- Allow a PLL oscillation stabilization time $>300 \mu \mathrm{~s}$.
- Set the gear ratio for the internal clock to be within the values shown in the "(1) Clock Timing Ratings" table.


## MB91301 Series

(2) Clock Output Timing
$\left(\mathrm{V} \mathrm{cc}=3.0 \mathrm{~V}\right.$ to 3.6 V , V ss $=\mathrm{AV} \mathrm{ss}=0 \mathrm{~V}, \mathrm{Ta}=0^{\circ} \mathrm{C}$ to $\left.+70^{\circ} \mathrm{C}\right)$

| Parameter | Sym-bol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |  |
| Cycle time | toyc | $\begin{gathered} \hline \text { SYSCLK, } \\ \text { MCLK, } \end{gathered}$ | - | tcpt | - | ns | *1 |
| SYSCLK $\uparrow \rightarrow$ SYSCLK $\downarrow$ | tchcL | $\begin{aligned} & \text { SYSCLK, } \\ & \text { MCLK, } \end{aligned}$ |  | $\frac{1}{2}$ tcrc-2.35 | $\frac{1}{2}$ tcyc+2.65 | ns | *2 |
| SYSCLK $\downarrow \rightarrow$ SYSCLK $\uparrow$ | tclch | SYSCLK, MCLK |  | $\frac{1}{2}$ tcrc-2.35 | $\frac{1}{2}$ tcyc+2.65 | ns | *3 |


*1: tcyc is the frequency of one clock cycle after gearing.
*2 : The following ratings are for the gear ratio set to $\times 1$.
For the ratings when the gear ratio is set to between $1 / 2,1 / 4$ and $1 / 8$, substitute $1 / 2,1 / 4$ or $1 / 8$ for $n$ in the following equation.

$$
\begin{aligned}
& \operatorname{Min}:(1 / 2 \times 1 / n) \times \operatorname{tcrc}-2.35 \\
& \operatorname{Max}:(1 / 2 \times 1 / n) \times \operatorname{tcrc}+2.65
\end{aligned}
$$

*3: The following rating are for the gear ratio set to $\times 1$.
Min : $(1 / 2 \times 1 / n) \times$ tcrc -2.35
Max: $(1 / 2 \times 1 / n) \times \operatorname{tcyc}+2.65$
(3) Reset and Tool Reset Input Ratings
$\left(\mathrm{V}\right.$ cc $=3.0 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=\mathrm{AV} \mathrm{Vs}=0 \mathrm{~V}, \mathrm{Ta}=0^{\circ} \mathrm{C}$ to $\left.+70^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |  |
| $\overline{\text { INIT input time (at power-on) }}$ | tintı | $\frac{\overline{\mathrm{NNIT}},}{\overline{\mathrm{TRST}}}$ | - | $20+\alpha$ | - | $\mu \mathrm{s}$ |  |
| $\begin{array}{\|l} \hline \overline{\text { INIT }} \text { input time } \\ \text { ( other than at power-on) } \end{array}$ |  |  |  | tcp $\times 5$ | - | ns |  |
| INIT input time (recovery from stop) |  |  |  | $20+\alpha$ | - | $\mu \mathrm{s}$ |  |



## MB91301 Series

(4) Normal Bus Access Read/Write Operation
$\left(\mathrm{Vcc}=3.0 \mathrm{~V}\right.$ to $3.6 \mathrm{~V}, \mathrm{~V} \mathrm{ss}=\mathrm{AV} \mathrm{ss}=0 \mathrm{~V}, \mathrm{Ta}=0^{\circ} \mathrm{C}$ to $\left.+70^{\circ} \mathrm{C}\right)$


* : When the bus is delayed by automatic wait insertion or RDY input, add (tcyc $\times$ number of wait cycles) to the rated values.


## MB91301 Series



## MB91301 Series

(5) BAA Timing

| 70 |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
|  |  |  |  | Min | Max |  |  |
| BAA setup | tснван | $\underset{\overline{B A A}}{\text { SYSCLK, }}$ | - | tcyc / 2-6 | - | ns |  |
| $\overline{\text { BAA }}$ hold | tснвaL |  |  | 3 | - | ns |  |



## MB91301 Series

(6) Ready Input Timings

| Parameter | Sym-bol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |  |
| RDY setup time $\rightarrow$ SYSCLK $\downarrow$ | trovs | SYSCLK RDY | - | 10 | - | ns |  |
| SYSCLK $\downarrow \rightarrow$ RDY hold time | troy | SYSCLK RDY | - | 0 | - | ns |  |



## MB91301 Series

(7) Hold Timing

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |  |
| BGRNT delay time | tchbgl | $\begin{aligned} & \text { SYSCLK, } \\ & \hline \text { BGRNT } \end{aligned}$ | - | - | 6 | ns |  |
| $\overline{\text { BGRNT }}$ delay time | tснвGн |  |  | - | 6 | ns |  |
| $\underset{\rightarrow \text { Bin floating }}{\rightarrow \text { BGNT } \downarrow \text { time }}$ | txhaL | $\overline{B G R N T}$, each pins |  | tcre - 10 | tcrc + 10 | ns |  |
| $\overline{\text { BGRNT } \uparrow \rightarrow \text { pin valid time }}$ | thatv |  |  | tcre - 10 | tcyc +10 | ns |  |

Note : The time from receiving BRQ to BGRNT changing is one cycle or more.


## MB91301 Series

(8) SDRAM Timing
$\left(\mathrm{V} \mathrm{cc}=3.0 \mathrm{~V}\right.$ to $3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=\mathrm{AV} \mathrm{ss}=0 \mathrm{~V}, \mathrm{Ta}=0^{\circ} \mathrm{C}$ to $\left.+70^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |  |
| Output clock cycle time | tcycso | MCLK | - | - | 68 | MHz |  |
| "H" level clock pulse width | tchsd |  |  | 5 | - | ns |  |
| "L" level clock pulse width | tcısd |  |  | 5 | - | ns |  |
| MCLKO $\uparrow \rightarrow$ output delay time | todsdcke | MCLKE | - | - | 11 | ns |  |
| Output hold time | tohsdcke |  |  | 2 | - | ns |  |
| MCLKO $\uparrow \rightarrow$ output delay time | todsdras | $\overline{\text { SRAS }}$ |  | - | 11 | ns |  |
| Output hold time | tohsiras |  |  | 2 | - | ns |  |
| MCLKO $\uparrow \rightarrow$ output delay time | todsdcas | SCAS |  | - | 11 | ns |  |
| Output hold time | tohsdas |  |  | 2 | - | ns |  |
| MCLKO $\uparrow \rightarrow$ output delay time | todsowe | SWE <br> $\overline{\text { CS6 }}, \overline{\mathrm{CS7}}$ |  | - | 11 | ns |  |
| Output hold time | tohsowe |  |  | 2 | - | ns |  |
| MCLKO $\uparrow \rightarrow$ output delay time | todsocs |  |  | - | 11 | ns |  |
| Output hold time | tohsocs |  |  | 2 | - | ns |  |
| MCLKO $\uparrow \rightarrow$ output delay time | todsda | A00 to A15 |  | - | 11 | ns |  |
| Output hold time | tohsia |  |  | 2 | - | ns |  |
| MCLKO $\uparrow \rightarrow$ output delay time | todsdoam | DQMUU, DQMUL, |  | - | 11 | ns |  |
| Output hold time | tohsddam | DQMLU, DQMLL |  | 2 | - | ns |  |
| MCLKO $\uparrow \rightarrow$ output delay time | todsod | D00 to D31 |  | - | 11 | ns |  |
| Output hold time | tohsdo |  |  | 2 | - | ns |  |
| Data input setup time | tissod | D00 to D31 | - | 4 | - | ns |  |
| Data input hold time | thesd |  |  | 2 | - | ns |  |



## MB91301 Series

(9) UART Timing

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |  |
| Serial clock cycle time | tscyc | SCK0 to SCK2 | Internal shift clock mode | 8 tcycp | - | ns |  |
| SCK $\downarrow \rightarrow$ SO delay time | tsıov | SCK0 to SCK2, SOTO to SOT2 |  | -80 | +80 | ns |  |
| Valid $\mathrm{SI} \rightarrow$ SCK $\uparrow$ | tivs | SCK0 to SCK2, SIN0 to SIN2 |  | 100 | - | ns |  |
| SCK $\uparrow \rightarrow$ valid SIN hold time | tshix | SCK0 to SCK2, SIN0 to SIN2 |  | 60 | - | ns |  |
| Serial clock "H" pulse width | tshsL | SCK0 to SCK2 | External shift clock mode | 4 tcycp | - | ns |  |
| Serial clock "L" pulse width | tsısh | SCK0 to SCK2 |  | 4 tcycp | - | ns |  |
| SCK $\downarrow \rightarrow$ SOT delay time | tstov | SCK0 to SCK2, SOT0 to SOT2 |  | - | 150 | ns |  |
| Valid SIN $\rightarrow$ SCK $\uparrow$ | tivs | $\begin{aligned} & \text { SCK0 to SCK2, } \\ & \text { SIN0 to SIN2 } \end{aligned}$ |  | 60 | - | ns |  |
| SCK $\uparrow \rightarrow$ valid SIN hold time | tshix | $\begin{aligned} & \text { SCK0 to SCK2, } \\ & \text { SIN0 to SIN2 } \end{aligned}$ |  | 60 | - | ns |  |

Notes : • These are the AC ratings for CLK synchronous mode.

- tcycp is the peripheral clock cycle time.
- Internal shift clock mode

- External shift clock mode



## MB91301 Series

(10) Reload Timer Clock and PPG Timer Input Timings
$\left(\mathrm{Vcc}=3.0 \mathrm{~V}\right.$ to $3.6 \mathrm{~V}, \mathrm{~V} s \mathrm{ss}=\mathrm{AV} \mathrm{ss}=0 \mathrm{~V}, \mathrm{Ta}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |  |
| Input pulse width | tтwh ttw | TIN0 to TIN2, PPG0 to PPG3, TRG0 to TRG3 | - | 2 tcycp* | - | ns |  |

* : tcycp is the peripheral clock cycle time.

(11) Trigger Input Timing
$\left(\mathrm{V} c \mathrm{c}=3.0 \mathrm{~V}\right.$ to $3.6 \mathrm{~V}, \mathrm{~V} s \mathrm{ss}=\mathrm{AVss}=0 \mathrm{~V}, \mathrm{Ta}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |  |
| A/D activation trigger input time | tatgl | $\overline{\text { ATG }}$ | - | 5 tcycp* | - | ns |  |

*: tcycp is the peripheral clock cycle time.


## MB91301 Series

(12) DMA Controller Timing

$$
\left(\mathrm{V} \mathrm{cc}=3.0 \mathrm{~V} \text { to } 3.6 \mathrm{~V}, \mathrm{~V} s \mathrm{ss}=\mathrm{AVss}=0 \mathrm{~V}, \mathrm{Ta}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C}\right)
$$

[ For edge detection ] (Block/step transfer mode, burst transfer mode)

| Parameter | Sym- <br> bol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Max |  |  |  |
| DREQ input pulse width | torwL | DREQ 0, DREQ1 | - | 2 tcyc | - | ns |  |

Note : When fcpt > fcp, tcyc becomes same as tcr.
[ For level detection ] (Demand transfer mode)

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |  |
| DSTP setup time | toreas | $\begin{gathered} \text { SYSCLK, } \\ \text { DREQ 0, DREQ1 } \end{gathered}$ | - | 10 | - | ns |  |
| DSTP hold time | torear | $\begin{gathered} \text { SYSCLK, } \\ \text { DREQ 0, DREQ1 } \end{gathered}$ |  | 0.0 | - | ns |  |

[ For all operation modes ]

| Parameter | $\begin{array}{\|c} \text { Sym- } \\ \text { bol } \end{array}$ | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |  |
| DACK delay time | tcld | SYSCLK, DACK 0, DACK1 | - | - | 10 | ns |  |
|  | tclon |  |  | - | 10 |  |  |
| DEOP delay time | tclel | $\begin{gathered} \text { SYSCLK, DEOP 0, } \\ \text { DEOP1 } \end{gathered}$ |  | - | 10 | ns |  |
|  | tcleh |  |  | - | 10 |  |  |
| $\overline{\text { IORD delay time }}$ | tclirl | $\frac{\text { SYSCLK, }}{\text { IORD }}$ |  | - | 10 | ns |  |
|  | tclirh |  |  | - | 10 |  |  |
| $\overline{\text { IOWR }}$ delay time | tcliwL | SYSCLK, <br> IOWR |  | - | 10 | ns |  |
|  | tcliwh |  |  | - | 10 |  |  |

## MB91301 Series



## MB91301 Series

(13) $I^{2} C$ Timing

- At master mode operation
(Avcc $=\mathrm{V} c \mathrm{cc}=3.3 \pm 0.3 \mathrm{~V}$, Avss $=\mathrm{V}_{\mathrm{ss}}=0.0 \mathrm{~V}, \mathrm{Ta}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Pin | Conditions | Typical mode |  | Fast mode ${ }^{* 3}$ |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max | Min | Max |  |  |
| SCL clock frequency | fscl | SCL0, SCL1 | $\begin{gathered} \mathrm{R}=1 \mathrm{k} \Omega, \\ \mathrm{C}=50 \mathrm{pF}^{* 4} \end{gathered}$ | 0 | 100 | 0 | 400 | kHz |  |
| "L" period of SCL clock | thow | SCL0, SCL1 |  | 4.7 | - | 1.3 | - | $\mu \mathrm{s}$ |  |
| "H" period of SCL clock | thigh | SCL0, SCL1 |  | 4.0 | - | 0.6 | - | $\mu \mathrm{s}$ |  |
| BUS free time between "STOP condition" and "START condition" | tbus | SDA0, SDA1 |  | 4.7 | - | 1.3 | - | $\mu \mathrm{S}$ |  |
| SCL $\downarrow \rightarrow$ SDA output delay time | thdoat | $\begin{aligned} & \text { SCLO, SCL1, } \\ & \text { SDA0, SDA1 } \end{aligned}$ |  | - | $5 \times \mathrm{M}^{* 1}$ | - | $5 \times \mathrm{M}^{* 1}$ | ns |  |
| Setup time of "repeat START condition" SCL $\uparrow \rightarrow$ SDA $\downarrow$ | tsusta | $\begin{aligned} & \text { SCLO, SCL1, } \\ & \text { SDA0, SDA1 } \end{aligned}$ |  | 4.7 | - | 0.6 | - | $\mu \mathrm{S}$ |  |
| Hold time of "repeat START condition" SDA $\downarrow \rightarrow$ SCL $\downarrow$ | thdsta | $\begin{aligned} & \text { SCLO, SCL1, } \\ & \text { SDA0, SDA1 } \end{aligned}$ |  | 4.0 | - | 0.6 | - | $\mu \mathrm{S}$ | After that, the first clock pulse is generated. |
| Setup time of "STOP condition" SCL $\uparrow \rightarrow$ SDA $\uparrow$ | tsusto | $\begin{aligned} & \text { SCLO, SCL1, } \\ & \text { SDA0, SDA1 } \end{aligned}$ |  | 4.0 | - | 0.6 | - | $\mu \mathrm{S}$ |  |
| SDA data input hold time (vs. SCL $\downarrow$ ) | thddat | SDA0, SDA1 |  | $2 \times \mathrm{M}^{* 1}$ | - | $2 \times \mathrm{M}^{* 1}$ | - | $\mu \mathrm{S}$ |  |
| SDA data input setup time (vs. SCL $\uparrow$ ) | tsudat | SDA0, SDA1 |  | 250 | - | 100*2 | - | ns |  |

*1: M = resource clock cycle (ns)
*2 : A high-speed mode ${ }^{2} \mathrm{C}$ bus device can be used for a standard mode $\mathrm{I}^{2} \mathrm{C}$ bus system as long as the device satisfies a requirement of "tsudat $\geq 250 \mathrm{~ns}$ ".
When a certain device does not extend the "L" period of the SCL signal, the next data must be output to the SDA line within 1250 ns (maximum SDA/SCL rise time + tsudata) in which the SCL line is released.
*3: For use at over 100 kHz , set the resource clock frequency to at least 6 MHz .
*4: R and C represent the pull-up resistor and load capacitor of the SCL and SDA output lines.

## MB91301 Series

- At slave mode operation

$$
\left(\mathrm{Avcc}=\mathrm{V}_{\mathrm{cc}}=3.3 \pm 0.3 \mathrm{~V}, \text { Avss }=\mathrm{V}_{\mathrm{ss}}=0.0 \mathrm{~V}, \mathrm{Ta}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C}\right)
$$

| Parameter | Symbol | Pin | Conditions | Typical mode |  | Fast mode ${ }^{* 3}$ |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max | Min | Max |  |  |
| SCL clock frequency | fscl | SCL0, SCL1 | $\begin{gathered} \mathrm{R}=1 \mathrm{k} \Omega, \\ \mathrm{C}=50 \mathrm{pF}^{* 4} \end{gathered}$ | 0 | 100 | 0 | 400 | kHz |  |
| "L" period of SCL clock | tıow | SCL0, SCL1 |  | 4.7 | - | 1.3 | - | $\mu \mathrm{S}$ |  |
| "H" period of SCL clock | thigh | SCL0, SCL1 |  | 4.0 | - | 0.6 | - | $\mu \mathrm{s}$ |  |
| BUS free time between "STOP condition" and "START condition" | tbus | SDA0, SDA1 |  | 4.7 | - | 1.3 | - | $\mu \mathrm{S}$ |  |
| SCL $\downarrow \rightarrow$ SDA output delay time | thdoat | $\begin{aligned} & \text { SCL0, SCL1, } \\ & \text { SDA0, SDA1 } \end{aligned}$ |  | - | $5 \times \mathrm{M}^{* 1}$ | - | $5 \times \mathrm{M}^{* 1}$ | ns |  |
| Setup time of "repeat START condition" SCL $\uparrow \rightarrow$ SDA $\downarrow$ | tsusta | $\begin{aligned} & \text { SCLO, SCL1, } \\ & \text { SDAO, SDA1 } \end{aligned}$ |  | 4.7 | - | 0.6 | - | $\mu \mathrm{s}$ |  |
| Hold time of "repeat START condition" SDA $\downarrow \rightarrow$ SCL $\downarrow$ | thdsta | $\begin{aligned} & \text { SCL0, SCL1, } \\ & \text { SDAO, SDA1 } \end{aligned}$ |  | 4.0 | - | 0.6 | - | $\mu \mathrm{S}$ | After that, the first clock pulse is generated. |
| Setup time of "STOP condition" SCL $\uparrow \rightarrow$ SDA $\uparrow$ | tsusto | $\begin{aligned} & \text { SCL0, SCL1, } \\ & \text { SDA0, SDA1 } \end{aligned}$ |  | 4.0 | - | 0.6 | - | $\mu \mathrm{s}$ |  |
| SDA data input hold time (vs. SCL $\downarrow$ ) | thddat | SDA0, SDA1 |  | $\begin{aligned} & 2 \times \\ & M^{* 1} \end{aligned}$ | - | $\begin{gathered} 2 \times \\ \mathrm{M}^{* 1} \end{gathered}$ | - | $\mu \mathrm{s}$ |  |
| SDA data input setup time (vs. SCL个) | thdsta | SDA0, SDA1 |  | 250 | - | 100*2 | - | ns |  |

*1: M = resource clock cycle (ns)
*2 : A high-speed mode $I^{2} \mathrm{C}$ bus device can be used for a standard mode $\mathrm{I}^{2} \mathrm{C}$ bus system as long as the device satisfies a requirement of "tsudat $\geq 250 \mathrm{~ns}$ ".
When a certain device does not extend the "L" period of the SCL signal, the next data must be output to the SDA line within 1250 ns (maximum SDA/SCL rise time + tsudata) in which the SCL line is released.
*3 : For use at over 100 kHz , set the resource clock frequency to at least 6 MHz .
*4: R and C represent the pull-up resistor and load capacitor of the SCL and SDA output lines.


## MB91301 Series

## 5. Electrical Characteristics for the $A / D$ Converter

$\left(\mathrm{V} \mathrm{cc}=\mathrm{AV} \mathrm{cc}=3.0 \mathrm{~V}\right.$ to $3.6 \mathrm{~V}, \mathrm{~V} s=\mathrm{AV} \mathrm{ss}=0 \mathrm{~V}, \mathrm{AVRH}=3.0 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{Ta}=0^{\circ} \mathrm{C}$ to $\left.+70^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| Resolution | - | - | - | - | 10 | BIT |
| Total error | - | - | -8.5 | - | +8.5 | LSB |
| Linearity error | - | - | -3.0 | - | +3.0 | LSB |
| Differential linearity error | - | - | -2.5 | - | +2.5 | LSB |
| Zero transition error | Vot | AN0 to AN3 | -8.0 | +0.5 | +8.0 | LSB |
| Full-scale transition error | $V_{\text {FST }}$ | AN0 to AN3 | AVRH-8.0 | AVRH - 1.5 | AVRH + 8.0 | LSB |
| Conversion time*1 | - | - | $4.1 \mu \mathrm{~s}$ machine clock (CLKP) 34 MHz at operating | - | - | $\mu \mathrm{S}$ |
| Analog port input current | IAIN | AN0 to AN3 | - | 0.1 | 10 | $\mu \mathrm{A}$ |
| Analog input voltage | $V_{\text {AIN }}$ | AN0 to AN3 | AVss | - | AVRH | V |
| Reference voltage | - | AVRH | AVss | - | AV ${ }_{\text {cc }}$ | V |
| Power supply current | 1 A | AV ${ }_{\text {cc }}$ | - | 0.6 | 2 | mA |
|  | $\mathrm{IAH}^{* 2}$ |  | - | - | 10 | $\mu \mathrm{A}$ |
| Reference voltage supply current | 1 l | AVRH | - | 0.6 | 2 | mA |
|  | $\mathrm{IRH}^{* 2}$ |  | - | - | 10 | $\mu \mathrm{A}$ |
| Variation between channels | - | AN0 to AN3 | - | - | 5 | LSB |

*1 : For $\mathrm{V}_{\mathrm{cc}}=\mathrm{AV} \mathrm{cc}=3.0 \mathrm{~V}$ to 3.6 V , machine clock $=34 \mathrm{MHz}$
*2 : Current when A/D converter not operating and CPU in stop mode ( V cc $=\mathrm{AV} \mathrm{cc}=\mathrm{AVRH}=3.6 \mathrm{~V}$ )

Notes : - The relative error increases as AVRH becomes smaller.

- Ensure that the output impedance of the external circuit connected to the analog input meets the following condition :
Output impedance of external circuit $<7 \mathrm{k} \Omega$
If the output impedance of the external circuit is too high, the analog voltage sampling time may be too short.


## MB91301 Series

- About the external impedance of the analog input and its sampling time
- A/D converter with sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the internal sampling and hold capacitor is insufficient, adversely affecting A/D conversion precision.
- Analog input equivalent circuit


Note : The values are reference.

- To satisfy the A/D conversion precision standard, consider the relationship between the external impedance and minimum sampling time and either adjust the resistor value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value.
- The relationship between the external impedance and minimum sampling time

- If the sampling time cannot be sufficient, connect a capacitor of about $0.1 \mu \mathrm{~F}$ to the analog input pin.
- About errors

As |AVRH - AVss| becomes smaller, values of relative errors grow larger.

## MB91301 Series

6. Power-on ratings

| Parameter | Symbol | Value |  | Unit | Remarks |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |  |
| Power rise time | tr | - | 38 | ms | Tilt $=0.05 \mathrm{~V} / \mathrm{ms}$ |
| Power start time | Voff | - | 0.1 | V |  |
| Power end voltage | Von | 2.0 | - | V |  |
| Power shutdown time | toff | 1 | - | ms |  |



## MB91301 Series

## PIN STATUS IN EACH CPU STATE

- Terms used in the pin status list
- Input ready

Indicates that the input function can be used.

- Input 0 fixed

Indicates that the input level has been internally fixed to be 0 to prevent leakage when the input is released.

- Output Hi-Z

Indicates to put the pin in a high impedance state with the pin driving transistor disabled for driving.

- Output held

Indicates the output in the output state existing immediately before this mode is established.
If the device enters this mode with an internal output peripheral operating or while serving as an output port, the output is performed by the internal peripheral or the port output is maintained, respectively.

- Previous state held

When the device serves for output or input immediately before entering this mode, the device maintains the output or is ready for the input, respectively.

## MB91301 Series

- Pin Status List (External bus : 32 bit bus width)

| Pin $n o$. | Port name | Specified function name | Function name <br> Bus width 32 bit | At initialization (INIT) |  | Sleep mode | Stop mode |  | Bus released (BGRNT) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Function name | Initial value |  | HIZ $=0$ | HIZ $=1$ |  |  |
|  |  |  |  | $\begin{aligned} & \text { Bus width } \\ & 8 \text { bit } \end{aligned}$ |  |  |  |  | CS shared | CS not shared |
| 1 to 5 | P13 to P17 | D11 to D15 | D11 to D15 | P13 to P17 | Output Hi-Z Input ready | P: Previous state held <br> F : Output held or Hi-Z | P: Previous state held <br> F : Output held or Hi-Z | Output <br> Hi-Z/ <br> input 0 <br> fixed | Output Hi-Z | Output Hi-Z |
| 8 to 15 | P20 to P27 | D16 to D23 | D16 to D23 | P20 to P27 |  |  |  |  |  |  |
| 18 to 25 | P30 to P37 | D24 to D31 | D24 to D31 | D24 to D31 |  |  |  |  |  |  |
| 28 | P80 | RDY | P80 | P80 | Output Hi-Z Input ready | P: Previous state held <br> F: RDY input | Previous state held | Output <br> Hi-ZI <br> input 0 <br> fixed | $P$ : Previous state held <br> F: RDY input | P: Previous state held <br> F : RDY input |
| 29 | P81 | $\overline{\text { BGRNT }}$ | P81 | P81 |  | P: Previous state held <br> F: H output |  |  | L output | L output |
| 30 | P82 | BRQ | P82 | P82 |  | $P$ : Previous state held F:BRQinput invalid |  |  | BRQ input | $B R Q$ input |
| 31 | P83 | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{RD}}$ | H output | P: Previous state held F: H output | Previous state held |  | Output Hi-Z | Previous state held |
| 32 | P84 | DQMUU/WRO | DQMUU/产R0 | DQMUU/\RR0 |  |  |  |  |  |  |
| 33 | P85 | DQMUL/WR1 | DQMUL/̄R1 | P85 | F : H output |  |  |  |  |  |
| 34 | P86 | DQMLU/WR2 | DQMLU/VR2 | P86 |  |  |  |  |  |  |
| 35 | P87 | DQMLL/ $\overline{\mathrm{WR} 3}$ | DQMLL/ $\overline{\mathrm{WR} 3}$ | P87 |  |  |  |  |  |  |
| 36 | P90 | SYSCLK | SYSCLK | SYSCLK | Asserted : L output Negated : CLK output | P: Previous state held <br> F: SYSCLK output | P: Previous state held F: H or L output | Output Hi-Z input 0 fixed | F: CLK output | F: CLK output |
| 37 | P91 | MCLKE | MCLKE | MCLKE | H output | F : L output | F : L output |  | Output Hi-Z | H output |
| 38 | P92 | MCLK | MCLK | MCLK | Asserted : L output Negated : CLK output | $P$ : Previous state held <br> F: H output | $P$ : Previous state held <br> F: H output | F: Output Hi-Z | Output Hi-Z | F: CLK output |
| 39 | P93 | - | P93 | P93 | Output Hi-Z Input ready | Previous state held | Previous state held | Output $\mathrm{Hi}-\mathrm{Z}$ | Port Function | Port Function |
| 40 | P94 | $\overline{\overline{\mathrm{SRAS}} / \overline{\mathrm{ASA}}}$ | P94 | P94 | Output Hi-Z Input ready | P: Previous state held <br> F: H output | H output | Output <br> $\mathrm{Hi}-\mathrm{Z}$ | Output Hi-Z | F : H output |
| 41 | P95 | $\overline{\text { SCAS } / \overline{B A A}}$ | P95 | P95 | Output Hi-Z Input ready | $P$ : Previous state held <br> F: H output | H output | $\begin{array}{\|l} \hline \text { Output } \\ \text { Hi-Z } \end{array}$ | Output Hi-Z | H output |
| 42 | P96 | $\overline{\text { SWE }} / \overline{W R}$ | P96 | P96 | Output Hi-Z Input ready | $\begin{aligned} & \text { P: Previous } \\ & \text { F: } \begin{array}{l} \text { state held } \\ \text { output } \end{array} \end{aligned}$ | Previous state held | Output <br> Hi-Z/ <br> input 0 <br> fixed | Output Hi-Z | Previous state held |
| 45 to 52 | P40 to P47 | A00 to A07 | A00 to A07 | A00 to A07 | FF output | $P$ : Previous state held <br> F: Address output | The same as stated left | Output <br> Hi-Z/ <br> input 0 <br> fixed | Output Hi-Z | Output Hi-Z |
| 55 to 62 | P50 to P57 | A08 to A15 | A08 to A15 | A08 to A15 |  |  |  |  |  |  |
| 64 to 67 | P60 to P63 | A16 to A19 | A16 to A19 | A16 to A19 |  |  |  |  |  |  |
| 68 | P64 | A20/SDA0 | A20 | A20 |  |  |  |  |  |  |
| 69 | P65 | A21/SCL0 | A21 | A21 |  |  |  |  |  |  |
| 70 | P66 | A22/SDA1 | A22 | A22 |  |  |  |  |  |  |
| 71 | P67 | A23/SCL1 | A23 | A23 |  |  |  |  |  |  |
| 76 to 79 | - | AN3 to AN0 | AN3 to ANO | AN3 to AN0 | input invalid | Previous state held | input invalid | input invalid | Previous state held | Previous state held |
| 81 | PG0 | INT0/ICU0 | PG0 | PG0 | Output Hi-Z Input ready | P: Previous state held <br> F : Normal operation | $P$ : Previous state held <br> F: Input ready | P:Output <br> Hi-Z <br> F : Input ready | Normal operation | Normal operation |
| 82 | PG1 | INT1/ICU1 | PG1 | PG1 |  |  |  |  |  |  |
| 83 | PG2 | INT2/ICU2 | PG2 | PG2 |  |  |  |  |  |  |
| 84 | PG3 | INT3/ICU3 | PG3 | PG3 |  |  |  |  |  |  |

(Continued)

## MB91301 Series

(Continued)

| Pin no. | Port name | Specified function name | Function name <br> Bus width 32 bit | At initialization (INIT) |  | Sleep mode | Stop mode |  | Bus released (BGRNT) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Function name | Initial value |  | $\mathrm{HIZ}=0$ | $H I Z=1$ |  |  |
|  |  |  |  | Bus width 8 bit |  |  |  |  | CS shared | CS not shared |
| 85 | PG4 | INT4/ $\overline{\mathrm{ATG}} /$ FRCK | PG4 | PG4 | Output Hi-Z Input ready | P: Previous state held <br> F : Normal operation | P: Previous state held <br> F: Input ready | P: Output Hi-Z <br> F: Input ready | Normal operation | Normal operation |
| 86 | PG5 | INT5/SIN2 | PG5 | PG5 |  |  |  |  |  |  |
| 87 | PG6 | INT6/SOT2 | PG6 | PG6 |  |  |  |  |  |  |
| 88 | PG7 | INT7/SCK2 | PG7 | PG7 |  |  |  |  |  |  |
| 90 | PJ0 | SINO | PJ0 | PJ0 | Output Hi-Z Input ready | P : Previous state held <br> F : Normal operation | Previous state held | Output Hi- <br> Z/input 0 <br> fixed | Normal operation | Normal operation |
| 91 | PJ1 | SOT0 | PJ1 | PJ1 |  |  |  |  |  |  |
| 92 | PJ2 | SCK0 | PJ2 | PJ2 |  |  |  |  |  |  |
| 93 | PJ3 | SIN1 | PJ3 | PJ3 |  |  |  |  |  |  |
| 94 | PJ4 | SOT1 | PJ4 | PJ4 |  |  |  |  |  |  |
| 95 | PJ5 | SCK1 | PJ5 | PJ5 |  |  |  |  |  |  |
| 96 | PJ6 | PPG0 | PJ6 | PJ6 |  |  |  |  |  |  |
| 97 | PJ7 | TRG0 | PJ7 | PJ7 |  |  |  |  |  |  |
| 98 | PH0 | TINO | PH0 | PH0 | Output Hi-Z Input ready | P : Previous state held <br> F : Normal operation | Previous state held | Output Hi- <br> Z/input 0 <br> fixed | Normal operation | Normal operation |
| 99 | PH1 | TIN1/PPG3 | PH1 | PH1 |  |  |  |  |  |  |
| 100 | PH2 | TIN2/TRG3 | PH2 | PH2 |  |  |  |  |  |  |
| 103 | PB0 | DREQ0 | PB0 | PB0 | Output Hi-Z Input ready | P: Previous state held <br> F : Normal operation | Previous state held | Output Hi - <br> Z/input 0 <br> fixed | Normal operation | Normal operation |
| 104 | PB1 | DACKO | PB1 | PB1 |  |  |  |  |  |  |
| 105 | PB2 | DEOP0 | PB2 | PB2 |  |  |  |  |  |  |
| 106 | PB3 | DREQ1 | PB3 | PB3 |  |  |  |  |  |  |
| 107 | PB4 | DACK1/TRG1 | PB4 | PB4 |  |  |  |  |  |  |
| 108 | PB5 | DEOP1/PPG1 | PB5 | PB5 |  |  |  |  |  |  |
| 109 | PB6 | $\overline{\text { IOWR }}$ | PB6 | PB6 |  |  |  |  |  |  |
| 110 | PB7 | $\overline{\text { IORD }}$ | PB7 | PB7 |  |  |  |  |  |  |
| 122 | PA0 | $\overline{\mathrm{CSO}}$ | $\overline{\mathrm{CSO}}$ | $\overline{\mathrm{CSO}}$ | H output | H output | H output | Output Hi-Z | $F:$ SREN $=$ 0 : H output, SREN= 1 : Output Hi-Z | $\begin{gathered} \mathrm{F}: \text { SREN }= \\ 0: \mathrm{H} \\ \text { output, } \\ \text { SREN }= \\ 1: \text { Out- } \\ \text { put Hi-Z } \end{gathered}$ |
| 123 | PA1 | CS1 | CS1 | CS1 |  |  |  |  |  |  |
| 124 | PA2 | $\overline{\mathrm{CS2}}$ | $\overline{\mathrm{CS} 2}$ | $\overline{\mathrm{CS} 2}$ |  |  |  |  |  |  |
| 125 | PA3 | $\overline{\text { CS3 }}$ | $\overline{\text { CS3 }}$ | $\overline{\mathrm{CS3}}$ |  |  |  |  |  |  |
| 126 | PA4 | $\overline{\mathrm{CS4}} / \mathrm{TRG} 2$ | $\overline{\text { CS4 }}$ | $\overline{\mathrm{CS4}}$ |  |  |  |  |  |  |
| 127 | PA5 | CS5/PPG2 | $\overline{\mathrm{CS5}}$ | $\overline{\mathrm{CS5}}$ |  |  |  |  |  |  |
| 128 | PA6 | $\overline{\text { CS6 }}$ | $\overline{\text { CS6 }}$ | $\overline{\text { CS6 }}$ |  |  |  |  |  |  |
| 129 | PA7 | CS7 | CS7 | CS7 |  |  |  |  |  |  |
| 132 to 139 | P00 to P07 | D00 to D07 | D00 to D07 | P00 to P07 | Output Hi-Z Input ready | P: Previous state held <br> F: Output held or $\mathrm{Hi}-\mathrm{Z}$ | P: Previous state held <br> F: Output held or Hi-Z | Output Hi- <br> Z/input 0 <br> fixed | Output Hi-Z | Output Hi-Z |
| 142 to 144 | P10 to P12 | D08 to D10 | D08 to D10 | P10 to P12 |  |  |  |  |  |  |

P: General-purpose port selected, F: Specified function selected
Notes: - The bus width is determined after a mode vector fetch.

- The bus width at initialization time is 8 bits.
- Pin Status List (External bus : 16 bit bus width)

| Pin $n o$. | Port name | Specified function name | Function name <br> Bus width 16 bit | At initialization (INIT) |  | Sleep mode | Stop mode |  | Bus released (BGRNT) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Function name | Initial value |  | HIZ $=0$ | $H I Z=1$ |  |  |
|  |  |  |  | Bus width 8 bit |  |  |  |  | CS shared | CS not shared |
| 1 to 5 | P13 to P17 | D11 to D15 | P13 to P17 | P13 to P17 | Output Hi-Z Input ready | P : Previous state held <br> F: Output held or Hi-Z | $P$ : Previous state held <br> F: Output held or $\mathrm{Hi}-\mathrm{Z}$ | Output Hi- <br> Z/input 0 <br> fixed | Output Hi-Z | Output Hi-Z |
| 8 to 15 | P20 to P27 | D16 to D23 | D16 to D23 | P20 to P27 |  |  |  |  |  |  |
| 18 to 25 | P30 to P37 | D24 to D31 | D24 to D31 | D24 to D31 |  |  |  |  |  |  |
| 28 | P80 | RDY | P80 | P80 | Output Hi-Z Input ready | P: Previous state held <br> F : RDY input | Previous state held | Output Hi- <br> Z/input 0 <br> fixed | P : Previ- <br> ous <br> state <br> held <br> F: RDY input | P : Previ- <br> ous <br> state <br> held <br> F: RDY <br> input |
| 29 | P81 | BGRNT | P81 | P81 |  | P : Previous state held <br> F: H output |  |  | L output | L output |
| 30 | P82 | BRQ | P82 | P82 |  | P: Previous <br> state held <br> F: BRQ input invalid |  |  | BRQ input | BRQ input |
| 31 | P83 | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{RD}}$ | H output | $P$ : Previous state held <br> F: H output | Previous state held |  | Output Hi-Z | Output Hi-Z |
| 32 | P84 | DQMUU/WR0 | DQMUU/WR0 | DQMUU/WR0 |  |  |  |  |  |  |
| 33 | P85 | DQMUL/̄-71 | DQMUL/WR1 | P85 | F : H output |  |  |  |  |  |
| 34 | P86 | DQMLU/VR2 | P86 | P86 |  |  |  |  |  |  |
| 35 | P87 | DQMLL/ $\overline{\mathrm{WR3}}$ | P87 | P87 |  |  |  |  |  |  |
| 36 | P90 | SYSCLK | SYSCLK | SYSCLK | Asserted <br> : L output Negated : CLK output | P : Previous state held <br> F: SYSCLK output | P: Previous state held <br> F : H or L output | Output Hi- <br> Z/input 0 <br> fixed | F: CLK output | F: CLK output |
| 37 | P91 | MCLKE | MCLKE | MCLKE | H output | F : L output | F : L output | $\begin{array}{\|c} \mathrm{F}: \begin{array}{c} \text { Output } \\ \mathrm{Hi}-\mathrm{Z} \end{array} \\ \hline \end{array}$ | Output Hi-Z | H output |
| 38 | P92 | MCLK | MCLK | MCLK | Asserted <br> : L output Negated : CLK output | $P$ : Previous state held <br> F: H output | $P$ : Previous state held <br> F: H output | F: Output | Output Hi-Z | F: CLK output |
| 39 | P93 | - | P93 | P93 | Output Hi-Z Input ready | Previous state held | Previous state held | Previous state held | Output Hi-Z | Output Hi-Z |
| 40 | P94 | $\overline{\mathrm{SRAS} / \overline{\mathrm{LBA}} /}$ | P94 | P94 | Output Hi-Z Input ready | P: Previous state held <br> F : H output | H output | Output Hi-Z | Output Hi-Z | F : H output |
| 41 | P95 | $\overline{\text { SCAS } / \overline{B A A}}$ | P95 | P95 | Output Hi-Z Input ready | $P$ : Previous state held <br> F: H output | H output | Output Hi-Z | Output Hi-Z | H output |
| 42 | P96 | SWE/WR | P96 | P96 | Output Hi-Z Input ready | P : Previous state held <br> F: SWE output | Previous state held | Output Hi- <br> Z/input 0 <br> fixed | Output Hi-Z | Previous state held |
| 45 to 52 | P40 to P47 | A00 to A07 | A00 to A07 | A00 to A07 | FF output | P: Previous state held <br> F : Address output | The same as stated left | Output Hi- <br> Z/input 0 <br> fixed | Output Hi-Z | Output Hi-Z |
| 55 to 62 | P50 to P57 | A08 to A15 | A08 to A15 | A08 to A15 |  |  |  |  |  |  |
| 64 to 67 | P60 to P63 | A16 to A19 | A16 to A19 | A16 to A19 |  |  |  |  |  |  |
| 68 | P64 | A20/SDA0 | A20 | A20 |  |  |  |  |  |  |
| 69 | P65 | A21/SCL0 | A21 | A21 |  |  |  |  |  |  |
| 70 | P66 | A22/SDA1 | A22 | A22 |  |  |  |  |  |  |
| 71 | P67 | A23/SCL1 | A23 | A23 |  |  |  |  |  |  |
| 76 to 79 | - | AN3 to AN0 | AN3 to AN0 | AN3 to AN0 | input invalid | Previous state held | input invalid | input invalid | Previous state held | Previous state held |

(Continued)

## MB91301 Series

(Continued)

| Pin no. | Port name | Specified function name | Function name <br> Bus width 16 bit | At initialization ( $\overline{\text { INIT }}$ ) |  | Sleep mode | Stop mode |  | Bus released (BGRNT) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Function name | Initial value |  | HIZ $=0$ | $H I Z=1$ |  |  |
|  |  |  |  | Bus width 8 bit |  |  |  |  | CS shared | CS not shared |
| 81 | PG0 | INTO/ICU0 | PG0 | PGO | Output Hi-Z Input ready | P: Previous state held <br> F : Normal operation | P: Previous state held <br> F: Input ready | P: Output <br> Hi-Z <br> F: Input <br> ready | Normal operation | Normal operation |
| 82 | PG1 | INT1/ICU1 | PG1 | PG1 | Output Hi-Z Input ready | P: Previous state held <br> F : Normal operation | P: Previous state held <br> F: Input ready | P: Output Hi-Z <br> F : Input ready | Normal operation | Normal operation |
| 83 | PG2 | INT2/ICU2 | PG2 | PG2 |  |  |  |  |  |  |
| 84 | PG3 | INT3/ICU3 | PG3 | PG3 |  |  |  |  |  |  |
| 85 | PG4 | INT4/ATG/ FRCK | PG4 | PG4 |  |  |  |  |  |  |
| 86 | PG5 | INT5/SIN2 | PG5 | PG5 |  |  |  |  |  |  |
| 87 | PG6 | INT6/SOT2 | PG6 | PG6 |  |  |  |  |  |  |
| 88 | PG7 | INT7/SCK2 | PG7 | PG7 |  |  |  |  |  |  |
| 90 | PJ0 | SIN0 | PJ0 | PJ0 | Output Hi-Z Input ready | P: Previous state held <br> F : Normal operation | Previous state held | Output <br> Hi-Z/input 0 fixed | Normal operation | Normal operation |
| 91 | PJ1 | SOT0 | PJ1 | PJ1 |  |  |  |  |  |  |
| 92 | PJ2 | SCK0 | PJ2 | PJ2 |  |  |  |  |  |  |
| 93 | PJ3 | SIN1 | PJ3 | PJ3 |  |  |  |  |  |  |
| 94 | PJ4 | SOT1 | PJ4 | PJ4 |  |  |  |  |  |  |
| 95 | PJ5 | SCK1 | PJ5 | PJ5 |  |  |  |  |  |  |
| 96 | PJ6 | PPG0 | PJ6 | PJ6 |  |  |  |  |  |  |
| 97 | PJ7 | TRG0 | PJ7 | PJ7 |  |  |  |  |  |  |
| 98 | PH0 | TINO | PH0 | PH0 | Output Hi-Z Input ready | P: Previous state held <br> F : Normal operation | Previous state held | Output <br> Hi-Z/input 0 fixed | Normal operation | Normal operation |
| 99 | PH1 | TIN1/PPG3 | PH1 | PH1 |  |  |  |  |  |  |
| 100 | PH2 | TIN2/TRG3 | PH2 | PH2 |  |  |  |  |  |  |
| 103 | PB0 | DREQ0 | PB0 | PB0 | Output Hi-Z Input ready | P: Previous state held <br> F : Normal operation | Previous state held | Output <br> Hi-Z/input 0 fixed | Normal operation | Normal operation |
| 104 | PB1 | DACK0 | PB1 | PB1 |  |  |  |  |  |  |
| 105 | PB2 | DEOP0 | PB2 | PB2 |  |  |  |  |  |  |
| 106 | PB3 | DREQ1 | PB3 | PB3 |  |  |  |  |  |  |
| 107 | PB4 | DACK1/TRG1 | PB4 | PB4 |  |  |  |  |  |  |
| 108 | PB5 | DEOP1/PPG1 | PB5 | PB5 |  |  |  |  |  |  |
| 109 | PB6 | IOWR | PB6 | PB6 |  |  |  |  |  |  |
| 110 | PB7 | $\overline{\text { ORD }}$ | PB7 | PB7 |  |  |  |  |  |  |
| 122 | PA0 | $\overline{\mathrm{CSO}}$ | CS0 | $\overline{\mathrm{CSO}}$ | H output | H output | H output | Output Hi-Z | F:SREN = <br> 0:H output, SREN= 1 : Output Hi-Z | $\begin{gathered} \text { F:SREN=} \\ 0: H \\ \text { output, } \\ \text { SREN= } \\ 1: \text { Out- } \\ \text { put Hi-Z } \end{gathered}$ |
| 123 | PA1 | $\overline{\mathrm{CS} 1}$ | $\overline{\mathrm{CS1}}$ | $\overline{\mathrm{CS1}}$ |  |  |  |  |  |  |
| 124 | PA2 | $\overline{\mathrm{CS} 2}$ | $\overline{\mathrm{CS} 2}$ | $\overline{\mathrm{CS} 2}$ |  |  |  |  |  |  |
| 125 | PA3 | CS3 | $\overline{\text { CS3 }}$ | $\overline{\text { CS3 }}$ |  |  |  |  |  |  |
| 126 | PA4 | $\overline{\mathrm{CS4}} / \mathrm{TRG} 2$ | $\overline{\text { CS4 }}$ | $\overline{\text { CS4 }}$ |  |  |  |  |  |  |
| 127 | PA5 | CS5/PPG2 | CS5 | CS5 |  |  |  |  |  |  |
| 128 | PA6 | $\overline{\text { CS6 }}$ | $\overline{\text { CS6 }}$ | $\overline{\text { CS6 }}$ |  |  |  |  |  |  |
| 129 | PA7 | $\overline{\text { CS7 }}$ | $\overline{\text { CS7 }}$ | $\overline{\text { CS7 }}$ |  |  |  |  |  |  |
| 132 to 139 | P00 to P07 | D00 to D07 | P00 to P07 | P00 to P07 | Output Hi-Z Input ready | P: Previous state held <br> F: Output held or $\mathrm{Hi}-\mathrm{Z}$ | P : Previous state held <br> F: Output held or $\mathrm{Hi}-\mathrm{Z}$ | Output <br> Hi-Z/input 0 fixed | Output Hi-Z | Output Hi-Z |
| 142 to 144 | P10 to P12 | D08 to D10 | P10 to P12 | P10 to P12 |  |  |  |  |  |  |

P: General-purpose port selected, F: Specified function selected
Notes: • The bus width is determined after a mode vector fetch.

- The bus width at initialization time is 8 bits.
- Pin Status List (External bus : 8 bit bus width)

| Pin $n o$. | Port name | Specified function name | Function name <br> Bus width 8 bit | At initialization (INIT) |  | Sleep mode | Stop mode |  | Bus released (BGRNT) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Function name | Initial value |  | HIZ $=0$ | $H I Z=1$ |  |  |
|  |  |  |  | Bus width 8 bit |  |  |  |  | $\begin{gathered} \text { CS } \\ \text { shared } \end{gathered}$ | CS not shared |
| 1 to 5 | P13 to P17 | D11 to D15 | P13 to P17 | P13 to P17 | Output Hi-Z Input ready | P: Previous state held F: Output held or $\mathrm{Hi}-\mathrm{Z}$ | P: Previous state held <br> F : Output held or $\mathrm{Hi}-\mathrm{Z}$ | Output <br> Hi-Z/input <br> 0 fixed | Output Hi-Z | Output Hi-Z |
| 8 to 15 | P20 to P27 | D16 to D23 | P20 to P27 | P20 to P27 |  |  |  |  |  |  |
| 18 to 25 | P30 to P37 | D24 to D31 | D24 to D31 | D24 to D31 |  |  |  |  |  |  |
| 28 | P80 | RDY | P80 | P80 | Output Hi-Z Input ready | $P$ : Previous state held <br> F : RDY input | Previous state held | Output <br> Hi-Z/input 0 fixed | P: Previous state held <br> F : RDY input | P: Previous <br> state <br> held <br> F: RDY <br> input |
| 29 | P81 | BGRNT | P81 | P81 |  | P: Previous state held <br> F: H output |  |  | L output | L output |
| 30 | P82 | BRQ | P82 | P82 |  | P: Previous state held F: BRQ input invalid |  |  | BRQ input | BRQ input |
| 31 | P83 | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{RD}}$ | H output | P: Previous state held <br> F: H output | Previous state held |  | Output Hi-Z | Output Hi-Z |
| 32 | P84 | DQMUU/WR0 | DQMUU/WR0 | DQMUU/WR0 |  |  |  |  |  |  |
| 33 | P85 | DQMUL/WR1 | P85 | P85 | F : H output |  |  |  |  |  |
| 34 | P86 | DQMLU/WR2 | P86 | P86 |  |  |  |  |  |  |
| 35 | P87 | DQMLL/ $\overline{\mathrm{WR} 3}$ | P87 | P87 |  |  |  |  |  |  |
| 36 | P90 | SYSCLK | SYSCLK | SYSCLK | Asserted : L output Negated : CLK output | P: Previous state held <br> F: SYSCLK output | P: Previous state held F: H or L output | Output <br> Hi-Z/input <br> 0 fixed | $\begin{aligned} & \text { F: CLK } \\ & \text { output } \end{aligned}$ | F: CLK output |
| 37 | P91 | MCLKE | MCLKE | MCLKE | H output | F : L output | F : L output | $\underset{\mathrm{Hi}-\mathrm{Z}}{\mathrm{~F}: \text { Output }}$ | Output Hi-Z | H output |
| 38 | P92 | MCLK | MCLK | MCLK | Asserted : L output Negated : CLK output | P: Previous state held F: H output | $P$ : Previous state held <br> F: H output | F: Output <br> Hi-Z | Output Hi-Z | F: CLK output |
| 39 | P93 | - | P93 | P93 | Output Hi-Z Input ready | Previous state held | Previous state held | Previous state held | Output Hi-Z | Output Hi-Z |
| 40 | P94 |  | P94 | P94 | Output Hi-Z Input ready | P: Previous state held <br> F: H output | H output | Output <br> Hi-Z | Output Hi-Z | F : H output |
| 41 | P95 | $\overline{\text { SCAS } / \overline{B A A}}$ | P95 | P95 | Output Hi-Z Input ready | P: Previous state held <br> F : H output | H output | Output Hi-Z | Output Hi-Z | H output |
| 42 | P96 | SWE/WR | P96 | P96 | Output Hi-Z Input ready | $\begin{aligned} & P: \text { Previous } \\ & \text { F : SWE held output } \end{aligned}$ | Previous state held | Output <br> Hi-Z/input <br> 0 fixed | Output Hi-Z | Previous state held |
| 45 to 52 | P40 to P47 | A00 to A07 | A00 to A07 | A00 to A07 | FF output | P : Previous state held <br> F : Address output | The same as stated left | Output <br> Hi-Z/input 0 fixed | Output Hi-Z | Output Hi-Z |
| 55 to 62 | P50 to P57 | A08 to A15 | A08 to A15 | A08 to A15 |  |  |  |  |  |  |
| 64 to 67 | P60 to P63 | A16 to A19 | A16 to A19 | A16 to A19 |  |  |  |  |  |  |
| 68 | P64 | A20/SDA0 | A20 | A20 |  |  |  |  |  |  |
| 69 | P65 | A21/SCL0 | A21 | A21 |  |  |  |  |  |  |
| 70 | P66 | A22/SDA1 | A22 | A22 |  |  |  |  |  |  |
| 71 | P67 | A23/SCL1 | A23 | A23 |  |  |  |  |  |  |
| 76 to 79 | - | AN3 to AN0 | AN3 to AN0 | AN3 to AN0 | input invalid | Previous state held | input invalid | input invalid | Previous state held | Previous state held |
| 81 | PG0 | INTO/ICU0 | PG0 | PG0 | Output Hi-Z Input ready | P : Previous state held <br> F : Normal operation | P: Previous state held <br> F : Input ready | $\begin{array}{\|c} P: \text { Output } \\ \text { Hi-Z } \\ F: \begin{array}{c} \text { Input } \\ \text { ready } \end{array} \end{array}$ | Normal operation | Normal operation |

(Continued)

## MB91301 Series

(Continued)

| Pin no. | Port name | Specified function name | Function name <br> Bus width 8 bit | At initialization (INIT) |  | Sleep mode | Stop mode |  | Bus released (BGRNT) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Function name | Initial value |  | HIZ $=0$ | $H I Z=1$ |  |  |
|  |  |  |  | Bus width 8 bit |  |  |  |  | CS shared | CS not shared |
| 82 | PG1 | INT1/ICU1 | PG1 | PG1 | Output Hi-Z Input ready | P : Previous state held <br> F : Normal operation | $P$ : Previous state held <br> F : Input ready | P: Output $\mathrm{Hi}-\mathrm{Z}$ <br> F: Input ready | Normal operation | Normal operation |
| 83 | PG2 | INT2/ICU2 | PG2 | PG2 |  |  |  |  |  |  |
| 84 | PG3 | INT3/ICU3 | PG3 | PG3 |  |  |  |  |  |  |
| 85 | PG4 |  | PG4 | PG4 |  |  |  |  |  |  |
| 86 | PG5 | INT5/SIN2 | PG5 | PG5 |  |  |  |  |  |  |
| 87 | PG6 | INT6/SOT2 | PG6 | PG6 |  |  |  |  |  |  |
| 88 | PG7 | INT7/SCK2 | PG7 | PG7 |  |  |  |  |  |  |
| 90 | PJ0 | SINO | PJ0 | PJ0 | Output Hi-Z Input ready | P: Previous state held <br> F : Normal operation | Previous state held | Output <br> Hi-Z/input 0 fixed | Normal operation | Normal operation |
| 91 | PJ1 | SOT0 | PJ1 | PJ1 |  |  |  |  |  |  |
| 92 | PJ2 | SCK0 | PJ2 | PJ2 |  |  |  |  |  |  |
| 93 | PJ3 | SIN1 | PJ3 | PJ3 |  |  |  |  |  |  |
| 94 | PJ4 | SOT1 | PJ4 | PJ4 |  |  |  |  |  |  |
| 95 | PJ5 | SCK1 | PJ5 | PJ5 |  |  |  |  |  |  |
| 96 | PJ6 | PPG0 | PJ6 | PJ6 |  |  |  |  |  |  |
| 97 | PJ7 | TRG0 | PJ7 | PJ7 |  |  |  |  |  |  |
| 98 | PH0 | TINO | PH0 | PH0 | Output Hi-Z Input ready | $P$ : Previous state held <br> F : Normal operation | Previous state held | Output Hi-Z/input 0 fixed | Normal operation | Normal operation |
| 99 | PH1 | TIN1/PPG3 | PH1 | PH1 |  |  |  |  |  |  |
| 100 | PH2 | TIN2/TRG3 | PH2 | PH2 |  |  |  |  |  |  |
| 103 | PB0 | DREQ0 | PB0 | PB0 | Output Hi-Z Input ready | P : Previous state held <br> F : Normal operation | Previous state held | Output <br> Hi-Z/input 0 fixed | Normal operation | Normal operation |
| 104 | PB1 | DACK0 | PB1 | PB1 |  |  |  |  |  |  |
| 105 | PB2 | DEOP0 | PB2 | PB2 |  |  |  |  |  |  |
| 106 | PB3 | DREQ1 | PB3 | PB3 |  |  |  |  |  |  |
| 107 | PB4 | DACK1/TRG1 | PB4 | PB4 |  |  |  |  |  |  |
| 108 | PB5 | DEOP1/PPG1 | PB5 | PB5 |  |  |  |  |  |  |
| 109 | PB6 | $\overline{\text { IOWR }}$ | PB6 | PB6 |  |  |  |  |  |  |
| 110 | PB7 | $\overline{\text { IORD }}$ | PB7 | PB7 |  |  |  |  |  |  |
| 122 | PA0 | $\overline{\mathrm{CSO}}$ | $\overline{\mathrm{CSO}}$ | $\overline{\mathrm{CSO}}$ | H output | H output | H output | Output Hi-Z | F : SREN = <br> 0 : H <br> output, SREN = 1 : Output Hi-Z |  |
| 123 | PA1 | $\overline{\mathrm{CS1}}$ | $\overline{\mathrm{CS} 1}$ | $\overline{\text { CS1 }}$ |  |  |  |  |  |  |
| 124 | PA2 | $\overline{\mathrm{CS} 2}$ | $\overline{\mathrm{CS} 2}$ | $\overline{\mathrm{CS} 2}$ |  |  |  |  |  |  |
| 125 | PA3 | $\overline{\text { CS3 }}$ | $\overline{\mathrm{CS3}}$ | $\overline{\mathrm{CS3}}$ |  |  |  |  |  |  |
| 126 | PA4 | $\overline{\text { CS4/TRG2 }}$ | $\overline{\mathrm{CS4}}$ | $\overline{\mathrm{CS4}}$ |  |  |  |  |  |  |
| 127 | PA5 | CS5/PPG2 | CS5 | CS5 |  |  |  |  |  |  |
| 128 | PA6 | CS6 | CS6 | CS6 |  |  |  |  |  |  |
| 129 | PA7 | CS7 | CS7 | CS7 |  |  |  |  |  |  |
| 132 to 139 | P00 to P07 | D00 to D07 | P00 to P07 | P00 to P07 | Output Hi-Z Input ready | P : Previous state held <br> F : Output held or Hi-Z | P: Previous state held <br> F : Output held or Hi-Z | Output Hi-Z/input 0 fixed | Output Hi-Z | Output Hi-Z |
| 142 to 144 | P10 to P12 | D08 to D10 | P10 to P12 | P10 to P12 |  |  |  |  |  |  |

## P : General-purpose port selected, F: Specified function selected

Notes : • The bus width is determined after a mode vector fetch.

- The bus width at initialization time is 8 bits.


## MB91301 Series

- Pin Status List (Single chip mode)

| Pin no. | Port name | Specified function name | At initialization (INIT) |  | Sleep mode | Stop mode |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Function name | Initial value |  | $H I Z=0$ | $H I Z=1$ |
|  |  |  | Bus width 8 bit | Internal ROM mode vector (MD2-0 = 000) |  |  |  |
| 1 to 5 | P13 to P17 | - | P13 to P17 | Output Hi-Z/ Input ready | Previous state held | Previous state held | Output Hi-Z/ input 0 fixed |
| 8 to 15 | P20 to P27 | - | P 20 to P27 |  |  |  |  |
| 18 to 25 | P30 to P37 | - | P30 to P37 |  | Output Hi-Z | Output Hi-Z |  |
| 28 | P80 | - | P80 |  | Previous state held | Previous state held |  |
| 29 | P81 | - | P81 |  |  |  |  |
| 30 | P82 | - | P82 |  |  |  |  |
| 31 | P83 | - | P83 |  |  |  |  |
| 32 | P84 | - | P84 |  |  |  |  |
| 33 | P85 | - | P85 |  |  |  |  |
| 34 | P86 | - | P86 |  |  |  |  |
| 35 | P87 | - | P87 |  |  |  |  |
| 36 | P90 | - | P90 |  |  |  |  |
| 37 | P91 | - | P91 |  |  |  |  |
| 38 | P92 | - | P92 |  |  |  |  |
| 39 | P93 | - | P93 |  |  |  |  |
| 40 | P94 | SRAS | P94 |  |  |  |  |
| 41 | P95 | $\overline{\text { SCAS } / \overline{B A A}}$ | P95 |  |  |  |  |
| 42 | P96 | $\overline{\text { SWE/WR }}$ | P96 |  |  |  |  |
| 45 to 52 | P40 to P47 | - | P40 to P47 |  | Output Hi-Z | Output Hi-Z |  |
| 55 to 62 | P50 to P57 | - | P50 to P57 |  |  |  |  |
| 64 to 67 | P60 to P63 | - | P60 to P63 |  | Previous state held | Previous state held |  |
| 68 | P64 | SDA0 | P64 |  |  |  |  |
| 69 | P65 | SCLO | P65 |  |  |  |  |
| 70 | P66 | SDA1 | P66 |  |  |  |  |
| 71 | P67 | SCL1 | P67 |  |  |  |  |
| 76 to 79 | - | AN0 to AN3 | AN0 to AN3 | Input invalid |  | Input invalid | input invalid |
| 81 | PG0 | INT0/ICU0 | PG0 | Output Hi-Z/ Input ready |  | $P$ : Previous state held <br> F : Input ready Previous state held | P : Output Hi-Z <br> F : Input ready |
| 82 | PG1 | INT1/ICU1 | PG1 |  |  |  |  |
| 83 | PG2 | INT2/ICU2 | PG2 |  |  |  |  |
| 84 | PG3 | INT3/ICU3 | PG3 |  |  |  |  |
| 85 | PG4 | INT4/ATG/FRCK | PG4 |  |  |  |  |
| 86 | PG5 | INT5/SIN2 | PG5 |  |  |  |  |
| 87 | PG6 | INT6/SOT2 | PG6 |  |  |  |  |
| 88 | PG7 | INT7/SCK2 | PG7 |  |  |  |  |
| 90 | PJ0 | SINO | PJo |  |  |  | Output Hi-Z/ input 0 fixed |
| 91 | PJ1 | SOT0 | PJ1 |  |  |  |  |
| 92 | PJ2 | SCKO | PJ2 |  |  |  |  |
| 93 | PJ3 | SIN1 | PJ3 |  |  |  |  |
| 94 | PJ4 | SOT1 | PJ4 |  |  |  |  |
| 95 | PJ5 | SCK1 | PJ5 |  |  |  |  |

(Continued)

## MB91301 Series

(Continued)

| Pin no. | Port name | Specified function name | At initialization (INIT) |  | Sleep mode | Stop mode |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Function name | Initial value |  | $H I Z=0$ | $H I Z=1$ |
|  |  |  | Bus width 8 bit | Internal ROM mode vector (MD2-0 = 000) |  |  |  |
| 96 | PJ6 | PPG0 | PJ6 | Output Hi-Z/ Input ready | Previous state held | Previous state held | Output Hi-Z input 0 fixed |
| 97 | PJ7 | TRG0 | PJ7 |  |  |  |  |
| 98 | PH0 | TINO | PH0 |  |  |  |  |
| 99 | PH1 | TIN1/PPG3 | PH1 |  |  |  |  |
| 100 | PH2 | TIN2/TRG3 | PH2 |  |  |  |  |
| 103 | PB0 | - | PB0 |  |  |  |  |
| 104 | PB1 | - | PB1 |  |  |  |  |
| 105 | PB2 | - | PB2 |  |  |  |  |
| 106 | PB3 | - | PB3 |  |  |  |  |
| 107 | PB4 | TRG1 | PB4 |  |  |  |  |
| 108 | PB5 | PPG1 | PB5 |  |  |  |  |
| 109 | PB6 | - | PB6 |  |  |  |  |
| 110 | PB7 | - | PB7 |  |  |  |  |
| 122 | PA0 | - | PA0 |  |  |  |  |
| 123 | PA1 | - | PA1 |  |  |  |  |
| 124 | PA2 | - | PA2 |  |  |  |  |
| 125 | PA3 | - | PA3 |  |  |  |  |
| 126 | PA4 | TRG2 | PA4 |  |  |  |  |
| 127 | PA5 | PPG2 | PA5 |  |  |  |  |
| 128 | PA6 | - | PA6 |  |  |  |  |
| 129 | PA7 | - | PA7 |  |  |  |  |
| 132 to 139 | P00 to P07 | - | P00 to P07 |  |  |  |  |
| 142 to 144 | P10 to P12 | - | P10 to P12 |  |  |  |  |

P: General-purpose port selected, F: Specified function selected
Notes: - The bus width is determined after a mode vector fetch.

- The bus width at initialization time is 8 bits.


## MB91301 Series

## EXAMPLE CHARACTERISTICS



Icc - External Vcc (PLL On) Internal frequency $=68 \mathrm{MHz}, \mathrm{Ta}=+25^{\circ} \mathrm{C}$


Vol - External Vcc
Internal frequency $=68 \mathrm{MHz}, \mathrm{Ta}=+25^{\circ} \mathrm{C}$


Vон - External Vcc
Internal frequency $=68 \mathrm{MHz}, \mathrm{Ta}=+25^{\circ} \mathrm{C}$


Ilı - External Vcc
Internal frequency $=68 \mathrm{MHz}, \mathrm{Ta}=+25^{\circ} \mathrm{C}$


## MB91301 Series

ORDERING IMFORMATION

| Part No. | Package | Remarks |
| :---: | :---: | :---: |
| MB91302APFF-G-001-BNDE1 | 144-pin Plastic LQFP <br> (FPT-144P-M12) | Without ROM |
| MB91302APFF-G-010-BNDE1 |  | Optional real time OS internal model |
| MB91302APFF-G-020-BNDE1 |  | Built-in IPL (Internal Program Loader) version |
| MB91302APFF-G-XXX-BNDE1 |  | User ROM version |
| MB91V301A-RDK01* | 179-pin Ceramic PGA (PGA-179C-A03) | Development pack for MB91302A real time OS internal model (MB91V301A and CD-ROM for development) |
| MB91V301A | 179-pin Ceramic PGA <br> (PGA-179C-A03) | Evaluation chip |

* : In case of buying this product, it is necessary to make a contract with "MB91V301A-RDK01 Fujitsu software product use contract".


## MB91301 Series

## PACKAGE DIMENSIONS

144-pin Plastic LQFP (FPT-144P-M12)

Note 1) *: These dimensions include resin protrusion.
Resin protrusion is +0.25 (.010) Max (each side) .
Note 2) Pins width and pins thickness include plating thickness. Note 3) Pins width do not include tie bar cutting remainder.

© 2003 FUJITSU LIMITED F144024S-C.-3-3
Dimensions in mm (inches)
Note : The values in parentheses are reference values.
(Continued)

## MB91301 Series



## MB91301 Series

The information for microcontroller supports is shown in the following homepage. http://www.fujitsu.com/global/services/microelectronics/product/micom/support/index.html

## FUJITSU LIMITED

## All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.
The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.
Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.
The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).
Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.
Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.
If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.


[^0]:    *: Use as output ports.

