

## SMART 5 BOOT BLOCK FLASH MEMORY FAMILY 2, 4, 8 MBIT

28F200B5, 28F400B5, 28F800B5, 28F004B5

- SmartVoltage Technology
  - Smart 5 Flash: 5 V Reads, 5 V or 12 V Writes
  - Increased Programming Throughput at 12 V VPP
- Very High-Performance Read
   2-, 4-Mbit: 60 ns Access Time
   8-Mbit: 70 ns Access Time
- x8 or x8/x16-Configurable Data Bus
- Low Power Consumption
  - Max 60 mA Read Current at 5 V
  - Auto Power Savings: <1 mA Typical Standby Current
- Optimized Array Blocking Architecture
  - 16-KB Protected Boot Block
     Ture 8 KB Percentation Block
  - Two 8-KB Parameter Blocks
  - 96-KB and 128-KB Main Blocks
  - Top or Bottom Boot Locations
- Extended Temperature Operation — -40 °C to +85 °C
- Industry-Standard Packaging
   40, 48-Lead TSOP, 44-Lead PSOP

- Extended Block Erase Cycling
   100,000 Cycles at Commercial Temp
   10,000 Cycles at Extended Temp
- Hardware Data Protection Feature
   Absolute Hardware-Protection for Boot Block
  - Write Lockout during Power Transitions
- Automated Word/Byte Program and Block Erase
  - Command User Interface
  - Status Registers
  - Erase Suspend Capability
- SRAM-Compatible Write Interface
- Reset/Deep Power-Down Input — Provides Low-Power Mode and Reset for Boot Operations
- Pinout Compatible 2, 4, and 8 Mbit
- ETOX™ Flash Technology
   0.6 μ ETOX IV Initial Production
  - 0.4  $\mu$  ETOX V Later Production

Intel's Smart 5 boot block flash memory family provides 2-, 4-, and 8-Mbit memories featuring high-density, low-cost, nonvolatile, read/write storage solutions for a wide range of applications. Their asymmetricallyblocked architecture, flexible voltage, and extended cycling provide highly flexible components suitable for embedded code execution applications, such as networking infrastructure and office automation.

Based on Intel's boot block architecture, the Smart 5 boot block memory family enables quick and easy upgrades for designs that demand state-of-the-art technology. This family of products comes in industry-standard packages: the 40-lead TSOP for very space-constrained 8-bit applications, 48-lead TSOP, ideal for board-constrained higher-performance 16-bit applications, and the rugged, easy to handle 44-lead PSOP.

December 1997

Order Number: 290599-004

Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

The 28F200B5, 28F400/004B5, 28F800B5 may contain design defects or errors known are errata. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be obtained from:

Intel Corporation P.O. Box 5937 Denver, CO 80217-9808

or call 1-800-548-4725 or visit Intel's website at http://www.intel.com

COPYRIGHT © INTEL CORPORATION 1997, 1998

CG-041493

\*Third-party brands and names are the property of their respective owners.

## CONTENTS

### PAGE

1.0 INTRODUCTION5
1.1 New Features in the Smart 5 Memory
Products5
1.2 Product Overview5
2.0 PRODUCT DESCRIPTION6
2.1 Pin Descriptions6
2.2 Pinouts8
2.3 Memory Blocking Organization10
2.3.1 One 16-KB Boot Block10
2.3.2 Two 8-KB Parameter Blocks10
2.3.3 Main Blocks - One 96-KB + Additional
128-KB Blocks10
3.0 PRINCIPLES OF OPERATION13
3.1 Bus Operations13
3.1.1 Read13
3.1.2 Output Disable14
3.1.3 Standby14
3.1.4 Word/Byte Configuration14
3.1.5 Deep Power-Down/Reset14
3.1.6 Write14
3.2 Modes of Operation16
3.2.1 Read Array16
3.2.2 Read Identifier16
3.2.3 Read Status Register16
3.2.4 Word/Byte Program
3.2.5 Block Erase
3.3 Boot Block Locking23
3.3.1 $V_{PP} = V_{IL}$ for Complete Protection24
3.3.2 WP# = $V_{IL}$ for Boot Block Locking24
3.3.3 RP# = V <sub>HH</sub> or WP# = V <sub>IH</sub> for Boot Block Unlocking24
3.3.4 Note for 8-Mbit 44-PSOP Package24

	PAGE
4.0 DESIGN CONSIDERATIONS	24
4.1 Power Consumption	24
4.1.1 Active Power	
4.1.2 Automatic Power Savings (APS) .	24
4.1.3 Standby Power	25
4.1.4 Deep Power-Down Mode	25
4.2 Power-Up/Down Operation	25
4.2.1 RP# Connected to System Reset	25
4.3 Board Design	25
4.3.1 Power Supply Decoupling	25
4.3.2 VPP Trace on Printed Circuit Boa	rds25
5.0 ELECTRICAL SPECIFICATIONS	26
5.1 Absolute Maximum Ratings	26
5.2 Operating Conditions	26
5.3 Capacitance	27
5.4 DC Characteristics—Commercial and Extended Temperature	27
5.5 AC Characteristics—Read Operations Commercial and Extended Temperate	
5.6 Erase and Program Timings—Comme and Extended Temperature	
5.7 AC Characteristics—Write Operations Commercial and Extended Temperate	
6.0 ORDERING INFORMATION	35
7.0 ADDITIONAL INFORMATION	36
APPENDIX A: Write State Machine: Curre Next State Chart	
APPENDIX B: Product Block Diagram	38

## int<sub>el</sub>.

Number	Description
-001	Original Version
-002	<ul> <li>Minor changes throughout document.</li> <li>Section 3.1.5 and Figure 14 redone to clarify program/erase operation abort.</li> <li>Information added to Table 2, Figure 1, and Section 3.3 to clarify WP# on 8-Mbit, 44-PSOP.</li> <li>Read and Write Waveforms changed to numbered format.</li> <li>Typical numbers removed from DC Characteristics and Erase/Program Timings.</li> </ul>
-003	Minor text changes throughout document. Figure 1, 44-PSOP pinout: mistake on pin 3 on 2-Mbit pinout corrected from $A_{17}$ to NC. Specs t <sub>EHQZ</sub> and t <sub>GHQZ</sub> improved. Explanations of program/erase abort commands reworked in Table 6, Command Codes.
-004	Specifications for 28F004B5 40-TSOP version added; Erase suspend text and flowchart updated for clarity (Section 3.2.5.1, Table 6, Figure 10)

### **REVISION HISTORY**

### ADVANCE INFORMATION

### 1.0 INTRODUCTION

This datasheet contains specifications for 2-, 4-, and 8-Mbit Smart 5 boot block flash memories. Section 1.0 provides a feature overview. Sections 2.0, 3.0, and 4.0 describe the product and functionality. Section 5.0 details the electrical and timing specifications for both commercial and extended temperature operation. Finally, Sections 6.0 and 7.0 provide ordering and reference information.

### 1.1 New Features in the Smart 5 Memory Products

The Smart 5 boot block flash memory family offers identical features with the BV/CV/BE/CE SmartVoltage products, except the Smart 5 boot block -B5 parts only support 5 V V<sub>CC</sub> read voltage.

The following differences distinguish the Smart 5 boot block products from their predecessors:

### SMART 5 BOOT BLOCK MEMORY FAMILY

- A delay is required if the part is reset during an in-progress program or erase operation.
- On the fly word-byte mode switching is no longer supported. Word-byte mode must be configured at power-up and remain stable during operation.
- Write operations are no longer specified as WE#- or CE#-controlled in favor of a simpler "unified" write method, which is compatible with either of the old methods.

### 1.2 Product Overview

The Smart 5 boot block memory family provides pinout-compatible flash memories at the 2-, 4-, and 8-Mbit densities. The 28F200B5, 28F400B5, and 28F800B5 can be configured to operate either in 16-bit or 8-bit bus mode, with the data divided into individually erasable blocks. The 28F004B5 provides 8-bit operation in a compact package.

Fea	ature	28F200B5	28F400B5	28F800B5	28F004B5	Reference
V <sub>CC</sub> Read V	oltage		5 V ± 5%,	5 V ± 10%		Section 5.2
V <sub>PP</sub> Prog/Era	ase Voltage	age $5 V \pm 10\%$ or $12 V \pm 5\%$ , auto-detected				
Bus-width		8- or 16-bit	8- or 16-bit	8- or 16-bit	8-bit	Table 2
Speed (ns)	Commercial	60,	80	70, 90	60, 80	Section 5.6
	Extended	80	80	90	not available	Section 5.6
Memory Arrangement		x8: 256K x 8 x16: 128K x 16	x8: 512K x 8 x16: 256K x 16	x8: 1M x 8 x16: 512K x 16	x8: 512K x 8	
Blocking	Boot	1 x 16 KB	1 x 16 KB	1 x 16 KB	1 x 16 KB	Section 2.3,
	Parameter	2 x 8 KB	2 x 8 KB	2 x 8 KB	2 x 8 KB	Figs. 4-7
	Main	1 x 96 KB 1 x 128 KB	1 x 96 KB 3 x 128 KB	1 x 96 KB 7 x 128 KB	1 x 96 KB 3 x 128 KB	
Boot Locatio	n	Тс	op or Bottom boo	t locations availat	ble	
Locking		Boot All ot	Section 3.3			
Operating Te	emperature	Commerci	Section 5.2			
Erase Cyclin	ıg	100,000 cyc				
Packages		4	4-PSOP, 48-TSC	)P	40-TSOP	Figs. 1-2

### Table 1. Smart 5 Boot Block Family: Feature Summary

## int<sub>el</sub>.

SmartVoltage technology enables fast factory programming and low-power designs. Specifically designed for 5 V systems, Smart 5 components support read operations at 5 V V<sub>CC</sub> and internally configure to program/erase at 5 V or 12 V. The 12 V V<sub>PP</sub> option renders the fastest program and erase performance which will increase your factory throughput. With the 5 V V<sub>PP</sub> option, V<sub>CC</sub> and V<sub>PP</sub> can be tied together for a simple 5 V design. In addition, the dedicated V<sub>PP</sub> pin gives complete data protection when V<sub>PP</sub>  $\leq$  V<sub>PPIK</sub>.

The memory array is asymmetrically divided into blocks in an asymmetrical architecture to accommodate microprocessors that boot from the top (denoted by -T suffix) or the bottom (-B suffix) of the memory map. The blocks include a hardware-lockable boot block (16,384 bytes), two parameter blocks (8,192 bytes each) and main blocks (one block of 98,304 bytes and additional block(s) of 131,072 bytes). See Figures 4-7 for memory maps. Each block can be independently erased and programmed 100,000 times at commercial temperature or 10,000 times at extended temperature. Unlike erase operations, which erase all locations within a block simultaneously, each byte or word in the flash memory can be programmed independently of other memory locations.

The hardware-lockable boot block provides complete code security for the kernel code required for system initialization. Locking and unlocking of the boot block is controlled by WP# and/or RP# (see Section 3.3 for details).

The system processor interfaces to the flash device through a Command User Interface (CUI), using valid command sequences to initiate device automation. An internal Write State Machine (WSM) automatically executes the algorithms and timings necessary for program and erase operations. The Status Register (SR) indicates the status of the WSM and whether it successfully completed the desired program or erase operation.

The Automatic Power Savings (APS) feature substantially reduces active current when the device is in static mode (addresses not switching). In APS mode, the typical  $I_{CCR}$  current is 1 mA.

When CE# and RP# pins are at V<sub>CC</sub>, the component enters a CMOS standby mode. Driving RP# to GND enables a deep power-down mode which significantly reduces power consumption, provides write protection, resets the device, and clears the status register. A reset time ( $t_{PHQV}$ ) is required from RP# switching high until outputs are valid. Likewise, the device has a wake time ( $t_{PHEL}$ ) from RP#-high until writes to the CUI are recognized. See Section 4.2.

The deep power-down mode can also be used as a device reset, allowing the flash to be reset along with the rest of the system. For example, when the flash memory powers-up, it automatically defaults to the read array mode, but during a warm system reset, where power continues uninterrupted to the system components, the flash memory could remain in a non-read mode, such as erase. Consequently, the system Reset signal should be tied to RP# to reset the memory to normal read mode upon activation of the Reset signal. This also provides protection against unwanted command writes due to invalid system bus conditions during system reset or power-up/down sequences.

These devices are configurable at power-up for either byte-wide or word-wide input/output using the BYTE# pin. Please see Table 2 for a detailed description of BYTE# operations, especially the usage of the  $DQ_{15}/A_{-1}$  pin.

These Smart 5 memory products are available in the 44-lead PSOP (Plastic Small Outline Package), which is ROM/EPROM-compatible, and the 48-lead TSOP (Thin Small Outline Package, 1.2 mm thick) as shown in Figure 1, and 2, respectively.

### 2.0 PRODUCT DESCRIPTION

This section describes the pinout and block architecture of the device family.

### 2.1 Pin Descriptions

The pin descriptions table details the usage of each of the device pins.

### ADVANCE INFORMATION

### Table 2. Pin Descriptions

Symbol	Туре	Name and Function
A <sub>0</sub> -A <sub>18</sub>	INPUT	ADDRESS INPUTS for memory addresses. Addresses are internally latched during a write cycle. 28F200: A[0–16], 28F400: A[0–17], 28F800: A[0–18], 28F004: A[0–18]
A <sub>9</sub>	INPUT	<b>ADDRESS INPUT:</b> When A <sub>9</sub> is at V <sub>HH</sub> the signature mode is accessed. During this mode, A <sub>0</sub> decodes between the manufacturer and device IDs. When BYTE# is at a logic low, only the lower byte of the signatures are read. DQ <sub>15</sub> /A <sub>-1</sub> is a don't care in the signature mode when BYTE# is low.
DQ <sub>0</sub> –DQ <sub>7</sub>	INPUT/ OUTPUT	<b>DATA INPUTS/OUTPUTS:</b> Inputs array data on the second CE# and WE# cycle during a Program command. Inputs commands to the Command User Interface when CE# and WE# are active. Data is internally latched during the write cycle. Outputs array, intelligent identifier and status register data. The data pins float to tri-state when the chip is de-selected or the outputs are disabled.
DQ <sub>8</sub> –DQ <sub>15</sub>	INPUT/ OUTPUT	<b>DATA INPUTS/OUTPUTS:</b> Inputs array data on the second CE# and WE# cycle during a Program command. Data is internally latched during the write cycle. Outputs array data. The data pins float to tri-state when the chip is de-selected or the outputs are disabled as in the byte-wide mode (BYTE# = "0"). In the byte-wide mode DQ <sub>15</sub> /A <sub>-1</sub> becomes the lowest order address for data output on DQ <sub>0</sub> –DQ <sub>7</sub> . <b>Not applicable to 28F004B5.</b>
CE#	INPUT	<b>CHIP ENABLE:</b> Activates the device's control logic, input buffers, decoders and sense amplifiers. CE# is active low. CE# high de-selects the memory device and reduces power consumption to standby levels. If CE# and RP# are high, but not at a CMOS high level, the standby current will increase due to current flow through the CE# and RP# input stages.
OE#	INPUT	<b>OUTPUT ENABLE:</b> Enables the device's outputs through the data buffers during a read cycle. OE# is active low.
WE#	INPUT	<b>WRITE ENABLE:</b> Controls writes to the command register and array blocks. WE# is active low. Addresses and data are latched on the rising edge of the WE# pulse.
RP#	INPUT	<b>RESET/DEEP POWER-DOWN:</b> Uses three voltage levels (V <sub>IL</sub> , V <sub>IH</sub> , and V <sub>HH</sub> ) to control two different functions: reset/deep power-down mode and boot block unlocking. It is backwards-compatible with the BX/BL/BV products.
		When RP# is at logic low, the device is in reset/deep power-down mode, which puts the outputs at High-Z, resets the Write State Machine, and draws minimum current.
		When RP# is at logic high, the device is in standard operation. When RP# transitions from logic-low to logic-high, the device defaults to the read array mode.
		When RP# is at V <sub>HH</sub> , the boot block is unlocked and can be programmed or erased. This overrides any control from the WP# input.

Symbol	Туре	Name and Function
WP#	INPUT	<b>WRITE PROTECT:</b> Provides a method for unlocking the boot block with a logic level signal in a system without a 12 V supply.
		When WP# is at logic low, the boot block is locked, preventing program and erase operations to the boot block. If a program or erase operation is attempted on the boot block when WP# is low, the corresponding status bit (bit 4 for program, bit 5 for erase) will be set in the status register to indicate the operation failed.
		When WP# is at logic high, the boot block is unlocked and can be programmed or erased.
		<b>NOTE:</b> This feature is overridden and the boot block unlocked when RP# is at $V_{HH}$ . This pin can not be left floating. Because the 8-Mbit 44-PSOP package does not have enough pins, it does not include this pin and thus 12 V on RP# is required to unlock the boot block. See Section 3.3 for details on write protection.
BYTE#	INPUT	<b>BYTE# ENABLE:</b> Configures whether the device operates in byte-wide mode (x8) or word-wide mode (x16). This pin must be set at power-up or return from deep power-down and not changed during device operation. BYTE# pin must be controlled at CMOS levels to meet the CMOS current specification in standby mode.
		When BYTE# is at logic low, the byte-wide mode is enabled, where data is read and programmed on $DQ_0-DQ_7$ and $DQ_{15}/A_{-1}$ becomes the lowest order address that decodes between the upper and lower byte. $DQ_8-DQ_{14}$ are tri-stated during the byte-wide mode.
		When BYTE# is at logic high, the word-wide mode is enabled, where data is read and programmed on $DQ_0-DQ_{15}$ .
		Not applicable to 28F004B5.
V <sub>CC</sub>		DEVICE POWER SUPPLY: 5.0 V ± 10%
V <sub>PP</sub>		<b>PROGRAM/ERASE POWER SUPPLY:</b> For erasing memory array blocks or programming data in each block, a voltage either of 5 V $\pm$ 10% or 12 V $\pm$ 5% must be applied to this pin. When V <sub>PP</sub> < V <sub>PPLK</sub> all blocks are locked and protected against Program and Erase commands.
GND		GROUND: For all internal circuitry.
NC		NO CONNECT: Pin may be driven or left floating.

#### Table 2. Pin Descriptions (Continued)

### 2.2 Pinouts

Intel's Smart 5 boot block architecture provides upgrade paths in each package pinout up to the 8-Mbit density. The 44-lead PSOP pinout follows the industry-standard ROM/EPROM pinout, as shown in Figure 1. Designs with space concerns should consider the 48-lead pinout shown in Figure 2. Applications using an 8-bit bus can use the 40-lead TSOP, which is available for the 4-Mbit device only. Pinouts for the corresponding 2-, 4-, and 8-Mbit components are provided on the same diagram for convenient reference. 2-Mbit pinouts are given on the chip illustration in the center, with 4-Mbit and 8-Mbit pinouts going outward from the center.

ADVANCE INFORMATION

28F800	28F400				28F400	28F800
\/	VPP			44		
VPP				44 🗖 RP#	RP#	RP#
(A 18)	WP#	WP# 2		43 🗖 WE#	WE#	WE#
A 17	(A <sub>17</sub> )	NC 🗖 3		42 🗖 A 8	A <sub>8</sub>	A <sub>8</sub>
A <sub>7</sub>	A 7	A <sub>7</sub> 🗖 4		41 🗖 A <sub>9</sub>	A <sub>9</sub>	A <sub>9</sub>
A <sub>6</sub>	A <sub>6</sub>	A <sub>6</sub> <u></u> 5		40 🗖 A 10	A 10	A 10
A <sub>5</sub>	A <sub>5</sub>	A 5 🗖 6	PA28F200	39 🗖 A 11	A <sub>11</sub>	A <sub>11</sub>
A <sub>4</sub>	A <sub>4</sub>	A 4 🗖 7	Boot Block	38 🗖 A 12	A <sub>12</sub>	A <sub>12</sub>
A <sub>3</sub>	A 3	A 3 🗖 8	44-Lead PSOP	37 🗖 A 13	A <sub>13</sub>	A 13
A <sub>2</sub>	A <sub>2</sub>	A 2 🗖 9	0.525" x 1.110"	36 🗖 A 14	A <sub>14</sub>	A 14
A <sub>1</sub>	A <sub>1</sub>	A 1 🗖 10		35 🗖 A 15	A <sub>15</sub>	A 15
A <sub>0</sub>	A <sub>0</sub>	A <sub>0</sub> 🗖 11	TOP VIEW	34 🗖 A 16	A 16	A <sub>16</sub>
CE#	CE#	CE# 🗖 12		33 BYTE#	BYTE#	BYTE#
GND	GND	GND 🗖 13		32 🗖 GND	GND	GND
OE#	OE#	OE# 🗖 14		31 DQ <sub>15</sub> /A <sub>-1</sub>	DQ <sub>15</sub> /A <sub>-1</sub>	DQ <sub>15</sub> /A
DQ 0	DQ 0	DQ 0 🗖 15		$30 \square DQ_7$	DQ 7	DQ 7
DQ 8	DQ 8	$DQ_8 \square 16$		29 DQ 14	DQ 14	DQ 14
DQ 1	DQ 1	$DQ_1 \square 17$		28 DQ 6	DQ 6	DQ 6
DQ 9	DQ 9	$DQ_9 \square 18$		27 DQ 13	DQ 13	DQ 13
DQ 2	DQ <sub>2</sub>	$DQ_2 \square 19$		$26 \square DQ_5$	DQ 5	DQ 13
	DQ 2 DQ 10	$DQ_{10} \square 20$				DQ 5 DQ 12
DQ 10 DQ 3	DQ 10 DQ 3	$DQ_{10} \square 20$ $DQ_3 \square 21$			DQ 12	
DQ 3 DQ 11	DQ 3 DQ 11	$DQ_{11} \square 22$			DQ 4	DQ 4
				23 V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>
	· · · · · · · · · · · · · · · · · · ·				·	

**NOTE:** Pin 2 is WP# on 2- and 4-Mbit devices but  $A_{18}$  on the 8-Mbit because no other pins were available for the high order address. Thus, the 8-Mbit in 44-PSOP cannot unlock the boot block without RP# = V<sub>H</sub>. See Section 3.3 for details. To allow upgrades to 8-Mbit from 2/4-Mbit in this package design pin 2 to control WP# at the 2/4-Mbit level and  $A_8$  at the 8-Mbit density.

Figure 1. 44-Lead PSOP Pinout Diagram




Figure 2. 48-Lead TSOP Pinout Diagram

### **ADVANCE INFORMATION**




Figure 3. 40-Lead TSOP Pinout Diagram (Available in 4-Mbit Only)

### 2.3 Memory Blocking Organization

The boot block product family features an asymmetrically-blocked architecture providing system memory integration. Each erase block can be erased independently of the others up to 100,000 times for commercial temperature or up to 10,000 times for extended temperature. The block sizes have been chosen to optimize their functionality for common applications of nonvolatile storage. The combination of block sizes in the boot block architecture allow the integration of several memories into a single chip. For the address locations of the blocks, see the memory maps in Figures 4, 5, 6 and 7.

### 2.3.1 ONE 16-KB BOOT BLOCK

The boot block is intended to replace a dedicated boot PROM in a microprocessor or microcontrollerbased system. The 16-Kbyte (16,384 bytes) boot block is located at either the top (denoted by -T suffix) or the bottom (-B suffix) of the address map to accommodate different microprocessor protocols for boot code location. This boot block features hardware controllable write-protection to protect the crucial microprocessor boot code from accidental modification. The protection of the boot block is controlled using a combination of the V<sub>PP</sub>, RP#, and WP# pins, as is detailed in Section 3.3.

#### 2.3.2 TWO 8-KB PARAMETER BLOCKS


Each boot block component contains two parameter blocks of 8 Kbytes (8,192 bytes) each to facilitate storage of frequently updated small parameters that would normally require an EEPROM. By using software techniques, the byte-rewrite functionality of EEPROMs can be emulated. These techniques are detailed in Intel's application note, *AP-604 Using Intel's Boot Block Flash Memory Parameter Blocks to Replace EEPROM.* The parameter blocks are not write-protectable.

#### 2.3.3 MAIN BLOCKS - ONE 96-KB + ADDITIONAL 128-KB BLOCKS


After the allocation of address space to the boot and parameter blocks, the remainder is divided into main blocks for data or code storage. Each device contains one 96-Kbyte (98,304 byte) block and additional 128-Kbyte (131,072 byte) blocks. The 2-Mbit has one 128-KB block; the 4-Mbit, three; and the 8-Mbit, seven.


ADVANCE INFORMATION

### SMART 5 BOOT BLOCK MEMORY FAMILY









### SMART 5 BOOT BLOCK MEMORY FAMILY

## intel®





Figure 6. Byte-Wide x8-Mode Memory Maps (Top Boot)



**ADVANCE INFORMATION** 

Figure 7. Byte-Wide x8-Mode Memory Maps (Bottom Boot)

### 3.0 PRINCIPLES OF OPERATION

The system processor accesses the Smart 5 boot block memories through the Command User Interface (CUI), which accepts commands written with standard microprocessor write timings and TTL-level control inputs. The flash can be switched into each of its three read and two write modes through commands issued to the CUI. A comprehensive chart showing the state transitions is in Appendix A.

After initial device power-up or return from deep power-down mode, the device defaults to read array mode. In this mode, manipulation of the memory control pins allows array read, standby, and output disable operations. The other read modes, read identifier and read status register, can be reached by issuing the appropriate command to the CUI. Array data, identifier codes and status register results can be accessed using these commands independently from the V<sub>PP</sub> voltage. Read identifier mode can also be accessed by PROM programming equipment by raising  $A_9$  to high voltage (V<sub>ID</sub>).

CUI commands sequences also control the write functions of the flash memory, Program and Erase. Issuing program or erase command sequences internally latches addresses and data and initiates Write State Machine (WSM) operations to execute the requested write function. The WSM internally regulates the program and erase algorithms, including pulse repetition, internal verification, and margining of data, freeing the host processor from these tasks and allowing precise control for high reliability. To execute Program or Erase commands, VPP must be at valid write voltage (5 V or 12 V).

While the WSM is executing a program operation, the device defaults to the read status register mode and all commands are ignored. Thus during the programming process, only status register data can be accessed from the device. While the WSM is executing a erase operation, the device also defaults to the read status register mode but one additional command is available, erase suspend to read, which will suspend the erase operation and allow reading of array data. The suspended erase operation can be completed by issuing the Erase Resume command. After the program or erase

ADVANCE INFORMATION

operation has completed, the device remains in read status register mode. From this mode any of the other read or write modes can be reached with the appropriate command. For example, to read data, issue the Read Array command. Additional Program or Erase commands can also be issued from this state.

During program or erase operations, the array data is not available for reading or code execution, except during an erase suspend. Consequently, the software that initiates and polls progress of program and erase operations must be copied to and executed from system RAM during flash memory update. After successful completion, reads are again possible via the Read Array command.

Each of the device modes will be discussed in detail in the following sections.

### 3.1 Bus Operations

The local CPU reads and writes flash memory insystem. All bus cycles to or from the flash memory conform to standard microprocessor bus cycles. Four control pins dictate the data flow in and out of the component: CE#, OE#, WE#, and RP#. These bus operations are summarized in Tables 3 and 4.

### 3.1.1 READ

The flash memory has three read modes available, read array, read identifier, and read status. These read modes are accessible independent of the  $V_{PP}$  voltage. RP# can be at either  $V_{IH}$  or  $V_{HH}$ . The appropriate read-mode command must be issued to the CUI to enter the corresponding mode. Upon initial device power-up or after exit from deep power-down mode, the device automatically defaults to read array mode.

CE# and OE# must be driven active to obtain data at the outputs. CE# is the device selection control, and, when active, enables the selected memory device. OE# is the data output (DQ<sub>0</sub>-DQ<sub>15</sub>) control and when active drives the selected memory data onto the I/O bus. In read modes, WE# must be at V<sub>IH</sub> and RP# must be at V<sub>IH</sub> or V<sub>HH</sub>. Figure 15 illustrates a read cycle.



#### 3.1.2 OUTPUT DISABLE

With OE# at a logic-high level (V<sub>IH</sub>), the device outputs are disabled. Output pins (if available on the device)  $DQ_0-DQ_{15}$  are placed in a high-impedance state.

#### 3.1.3 STANDBY

Deselecting the device by bringing CE# to a logichigh level (V<sub>IH</sub>) places the device in standby mode which substantially reduces device power consumption. In standby, outputs  $DQ_0-DQ_{15}$  are placed in a high-impedance state independent of OE#. If deselected during program or erase operation, the device continues functioning and consuming active power until the operation completes.

#### 3.1.4 WORD/BYTE CONFIGURATION

The 16-bit devices can be configured for either an 8-bit or 16-bit bus width by setting the BYTE# pin before power-up. This is not applicable to the 8-bit only E28F004B5.

When BYTE# is set to logic low, the byte-wide mode is enabled, where data is read and programmed on  $DQ_0$ - $DQ_7$  and  $DQ_{15}/A_{-1}$  becomes the lowest order address that decodes between the upper and lower byte.  $DQ_8$ - $DQ_{14}$  are tri-stated during the byte-wide mode.

When BYTE# is at logic high, the word-wide mode is enabled, and data is read and programmed on  $DQ_0-DQ_{15}$ .

#### 3.1.5 DEEP POWER-DOWN/RESET

RP# at  $V_{IL}$  initiates the deep power-down mode, also referred to as reset mode.

From read mode, RP# going low for time  $t_{PLPH}$  deselects the memory, places output drivers in a high-impedance state, and turns off all internal circuits. After return from power-down, a time  $t_{PHQV}$  is required until the initial memory access outputs are valid. A delay ( $t_{PHWL}$  or  $t_{PHEL}$ ) is required after return from power-down before a write can be initiated. After this wake-up interval, normal

operation is restored. The CUI resets to read array mode, and the status register is set to 80H. This case is shown in Figure 14A.

If RP# is taken low for time t<sub>PLPH</sub> during a program or erase operation, the operation will be aborted and the memory contents at the aborted location (for a program) or block (for an erase) are no longer valid, since the data may be partially erased or written. The abort process goes through the following sequence: When RP# goes low, the device shuts down the operation in progress, a process which takes time t<sub>PLRH</sub> to complete. After this time t<sub>PLRH</sub>, the part will either reset to read array mode (if RP# has gone high during tPLRH, Figure 14B) or enter deep power-down mode (if RP# is still logic low after t<sub>PLRH</sub>, Figure 14C). In both cases, after returning from an aborted operation, the relevant time tPHQV or tPHWL/tPHEL must be waited before a read or write operation is initiated, as discussed in the previous paragraph. However, in this case, these delays are referenced to the end of t<sub>PLRH</sub> rather than when RP# goes high.

As with any automated device, it is important to assert RP# during system reset. When the system comes out of reset, processor expects to read from the flash memory. Automated flash memories provide status information when read during program or block erase operations. If a CPU reset occurs with no flash memory reset, proper CPU initialization may not occur because the flash memory may be providing status information instead of array data. Intel's Flash memories allow proper CPU initialization following a system reset through the use of the RP# input. In this application, RP# is controlled by the same RESET# signal that resets the system CPU.

### 3.1.6 WRITE

The CUI does not occupy an addressable memory location. Instead, commands are written into the CUI using standard microprocessor write timings when WE# and CE# are low,  $OE# = V_{IH}$ , and the proper address and data (command) are presented. The address and data for a command are latched on the rising edge of WE# or CE#, whichever goes high first. Figure 16 illustrates a write operation.

ADVANCE INFORMATION

Mode	Notes	RP#	CE#	OE#	WE#	A <sub>9</sub>	A <sub>0</sub>	V <sub>PP</sub>	DQ <sub>0-15</sub>
Read	1,2,3	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Х	Х	Х	D <sub>OUT</sub>
Output Disable		V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	Х	Х	Х	High Z
Standby		V <sub>IH</sub>	V <sub>IH</sub>	Х	Х	Х	Х	Х	High Z
Deep Power-Down	9	V <sub>IL</sub>	Х	Х	Х	Х	Х	Х	High Z
Intelligent Identifier (Mfr.)	4	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>ID</sub>	V <sub>IL</sub>	Х	0089 H
Intelligent Identifier (Device)	4,5	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	$V_{ID}$	V <sub>IH</sub>	Х	See Table 4
Write	6,7,8	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Х	Х	Х	D <sub>IN</sub>

### Table 3. Bus Operations for Word-Wide Mode (BYTE# = $V_{IH}$ )

Table 4. Bus Operations for Byte-Wide Mode (BYTE# = VIL)

Mode	Note	RP#	CE#	OE#	WE#	A <sub>9</sub>	A <sub>0</sub>	A_1	V <sub>PP</sub>	DQ <sub>0-7</sub>	DQ <sub>8-14</sub> (10)
Read	1,2,3	$V_{\text{IH}}$	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Х	Х	Х	Х	D <sub>OUT</sub>	High Z
Output Disable		V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	Х	Х	Х	Х	High Z	High Z
Standby		V <sub>IH</sub>	V <sub>IH</sub>	Х	Х	Х	Х	Х	Х	High Z	High Z
Deep Power- Down	9	V <sub>IL</sub>	Х	Х	Х	х	Х	Х	х	High Z	High Z
Intelligent Identifier (Mfr.)	4	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>ID</sub>	V <sub>IL</sub>	Х	Х	89H	High Z
Intelligent Identifier (Device)	4,5	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>ID</sub>	V <sub>IH</sub>	Х	Х	See Table 4	High Z
Write	6,7,8	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Х	Х	Х	Х	D <sub>IN</sub>	High Z

NOTES:

1. Refer to DC Characteristics.

2. X can be  $V_{\text{IL}},\,V_{\text{IH}}$  for control pins and addresses,  $V_{\text{PPLK}}$  or  $V_{\text{PPH}}$  for  $V_{\text{PP}}.$ 

3. See DC Characteristics for V\_{PPLK}, V\_{PPH1}, V\_{PPH2}, V\_{HH}, V\_{ID} voltages.

4. Manufacturer and device codes may also be accessed via a CUI write sequence, A<sub>0</sub> selects, all other addresses = X.

5. See Table 4 for device IDs.

6. Refer to Table 6 for valid D<sub>IN</sub> during a write operation.

7. Command writes for block erase or program are only executed when  $V_{PP} = V_{PPH1}$  or  $V_{PPH2}$ .

8. To program or erase the boot block, hold RP# at V<sub>HH</sub> or WP# at V<sub>IH</sub>. See Section 3.3.

9. RP# must be at GND ± 0.2 V to meet the maximum deep power-down current specified.

10. This column does not apply to the E28F004B5 since it is a x8-only device.

### **ADVANCE INFORMATION**



### 3.2 Modes of Operation

The flash memory has three read modes and two write modes. The read modes are read array, read identifier, and read status. The write modes are program and block erase. An additional mode, erase suspend to read, is available only during block erasures. These modes are reached using the commands summarized in Table 5. A comprehensive chart showing the state transitions is in Appendix A.

#### 3.2.1 READ ARRAY

After initial device power-up or return from deep power-down mode, the device defaults to read array mode. This mode can also be entered by writing the Read Array command (FFH). The device remains in this mode until another command is written.

Data is read by presenting the address of the read location in conjunction with a read bus operation.

Once the WSM has started a program or block erase operation, the device will not recognize the Read Array command until the WSM completes its operation unless the WSM is suspended via an Erase Suspend command. The Read Array command functions independently of the VPP voltage and RP# can be V<sub>H</sub> or V<sub>H</sub>.

During system design, consideration should be taken to ensure address and control inputs meet required input slew rates of <10 ns as defined in Figures 11 and 12.

<b>C</b>						
Product	Mfr. ID	Device ID				
		-T Top Boot	-B Bottom Boot			
28F004	89H	78H	79H			
28F200	0089 H	2274 H	2275 H			
28F400	0089 H	4470 H	4471 H			
28F800	0089 H	889C H	889D H			
NOTE						

#### Table 4. Intelligent Identifier Codes

NOTE:

In byte-mode, the upper byte will be tri-stated.

#### 3.2.2 READ IDENTIFIER

To read the manufacturer and device codes, the device must be in intelligent identifier read mode, which can be reached using two methods: by writing the intelligent identifier command (90H) or by taking the  $A_9$  pin to  $V_{ID}$ . Once in intelligent identifier read mode,  $A_0 = 0$  outputs the manufacturer's identification code and  $A_0 = 1$  outputs the device code. In byte-wide mode, only the lower byte of the above signatures is read (DQ<sub>15</sub>/A<sub>-1</sub> is a "don't care" in this mode). See Table 4 for product signatures. To return to read array mode, write a Read Array command (FFH).

### 3.2.3 READ STATUS REGISTER

The status register indicates when a program or erase operation is complete, and the success or failure of that operation. The status register is output when the device is read in read status register mode, which can be entered by issuing the Read Status (70H) command to the CUI. This mode is automatically entered when a program or erase operation is initiated, and the device remains in this mode after the operation has completed. Status register bit codes are defined in Table 7.

The status register bits are output on  $DQ_0-DQ_7$ , in both byte-wide (x8) or word-wide (x16) mode. In the word-wide mode, the upper byte,  $DQ_8-DQ_{15}$ , outputs 00H during a Read Status command. In the byte-wide mode,  $DQ_8-DQ_{14}$  are tri-stated and  $DQ_{15}/A_{-1}$  retains the low order address function.

Note that the contents of the status register are latched on the falling edge of OE# or CE#, whichever occurs last in the read cycle. This prevents possible bus errors which might occur if status register contents change while being read. CE# or OE# must be toggled with each subsequent status read, or the status register will not indicate completion of a program or erase operation.

Issue a Read Array (FFH) command to return to read array.

#### 3.2.3.1 Clearing the Status Register

Status register bits SR.5, SR.4, and SR.3 are set to "1"s when appropriate by the WSM but can only be reset by the Clear Status Register command. These bits indicate various failure conditions (see Table 7). By requiring system software to reset

### ADVANCE INFORMATION

these bits, several operations (such as cumulatively erasing multiple blocks or programming several bytes in sequence) may be performed before polling the status register to determine if an error occurred during the series.

Issue the Clear Status Register command (50H) to clear the status register. It functions independently of the applied  $V_{PP}$  voltage and RP# can be  $V_{IH}$  or  $V_{HH}$ . This command is not functional during block erase suspend modes. Resetting the part with RP# also clears the status register.

### 3.2.4 WORD/BYTE PROGRAM

Word or byte program operations are executed by a two-cycle command sequence. Program Set-Up (40H) is issued, followed by a second write that specifies the address and data (latched on the rising edge of WE# or CE#, whichever comes first). The WSM then takes over, controlling the program and program verify algorithms internally. While the WSM is working, the device automatically enters read status register mode and remains there after the word/byte program is complete. (see Figure 8). The completion of the program event is indicated on status register bit SR.7.

When a word/byte program is complete, check status register bit SR.4 for an error flag ("1"). The cause of a failure may be found on SR.3, which indicates "1" if V<sub>PP</sub> was out of program/erase voltage range (V<sub>PPH1</sub> or V<sub>PPH2</sub>). The status register should be cleared before the next operation. The internal WSM verify only detects errors for "1"s that do not successfully write to "0"s.

Since the device remains in status register read mode after programming is completed, a command must be issued to switch to another mode before beginning a different operation.

### 3.2.5 BLOCK ERASE

A block erase changes all block data to 1's (FFFFH) and is initiated by a two-cycle command. An Erase Set-Up command (20H) is issued first, followed by an Erase Confirm command (D0H) along with an address within the target block. The address will be latched at the rising edge of WE# or CE#, whichever comes first.

Internally, the WSM will program all bits in the block to "0," verify all bits are adequately programmed to

### **ADVANCE INFORMATION**

"0," erase all bits to "1," and verify that all bits in the block are sufficiently erased. After block erase command sequence is issued, the device automatically enters read status register mode and outputs status register data when read (see Figure 9). The completion of the erase event is indicated on status register bit SR.7.

When an erase is complete, check status register bit SR.5 for an error flag ("1"). The cause of a failure may be found on SR.3, which indicates "1" if  $V_{PP}$ was out of program/erase voltage range ( $V_{PPH1}$  or  $V_{PPH2}$ ). If an Erase Set-Up (20H) command is issued but not followed by an Erase Confirm (D0H) command, then both the program status (SR.4) and the erase status (SR.5) will be set to "1."

The status register should be cleared before the next operation. Since the device remains in status register read mode after erasing is completed, a command must be issued to switch to another mode before beginning a different operation.

#### 3.2.5.1 Erase Suspend/Resume

The Erase Suspend command (B0H) interrupts an erase operation in order to read data in another block of memory. While the erase is in progress, issuing the Erase Suspend command requests that the WSM suspend the erase algorithm after a certain latency period. After issuing the Erase Suspend command, write the Read Status Register command, then check bit SR.7 and SR.6 to ensure the device is in the erase suspend mode (both will be set to "1"). This check is necessary because the WSM may have completed the erase operation before the Erase Suspend command was issued. If this occurs, the Erase Suspend command would switch the device into read array mode. See Appendix A for a comprehensive chart showing the state transitions.

When erase has been suspended, a Read Array command (FFH) can be written to read from blocks other than that which is suspended. The only other valid commands at this time are Erase Resume (D0H) or Read Status Register.

During erase suspend mode, the chip can go into a pseudo-standby mode by taking CE# to V<sub>IH</sub>, which reduces active current draw. V<sub>PP</sub> must remain at V<sub>PPH1</sub> or V<sub>PPH2</sub> (the same V<sub>PP</sub> level used for block erase) while erase is suspended. RP# must also remain at V<sub>IH</sub> or V<sub>HH</sub> (the same RP# level used for block erase).



To resume the erase operation, enable the chip by taking CE# to  $V_{\text{IL}},$  then issue the Erase Resume command, which continues the erase sequence to

completion. As with the end of a standard erase operation, the status register must be read, cleared, and the next instruction issued in order to continue.

Code	Device Mode	Description
00	Invalid/ Reserved	Unassigned commands that should not be used. Intel reserves the right to redefine these codes for future functions.
FF	Read Array	Places the device in read array mode, so that array data will be output on the data pins.
40	Program Set-Up	Sets the CUI into a state such that the next write will load the Address and Data registers. The next write after the Program Set-Up command will latch addresses and data on the rising edge and begin the program algorithm. The device then defaults to the read status mode, where the device outputs status register data when OE# is enabled. To read the array, issue a Read Array command.
		To cancel a program operation after issuing a Program Set-Up command, write all 1's (FFH for x8, FFFFH for x16) to the CUI. This will return to read status register mode after a standard program time without modifying array contents. If a program operation has already been initiated to the WSM this command cannot cancel that operation in progress.
10	Alternate Prog Set-Up	(See 40H/Program Set-Up)
20	Erase Set-Up	Prepares the CUI for the Erase Confirm command. If the next command is not an Erase Confirm command, then the CUI will set both the program status (SR.4) and erase status (SR.5) bits of the status register to a "1," place the device into the read status register state, and wait for another command without modifying array contents. This can be used to cancel an erase operation after the Erase Set-Up command has been issued. If an operation has already been initiated to the WSM this can not cancel that operation in progress.
D0	Erase Resume/ Erase Confirm	If the previous command was an Erase Set-Up command, then the CUI will latch address and data, and begin erasing the block indicated on the address pins. During erase, the device will respond only to the Read Status Register and Erase Suspend commands and will output status register data when OE# is toggled low. Status register data is updated by toggling either OE# or CE# low.
BO	Erase Suspend	Issuing this command will begin to suspend erase operation. The status register will indicate when the device reaches erase suspend mode. In this mode, the CUI will respond only to the Read Array, Read Status Register, and Erase Resume commands and the WSM will also set the WSM status bit to a "1" (ready). The WSM will continue to idle in the SUSPEND state, regardless of the state of all input control pins except RP#, which will immediately shut down the WSM and the remainder of the chip, if it is made active. During a suspend operation, the data and address latches will remain closed, but the address pads are able to drive the address into the read path. See Section 3.2.5.1. This command is useful only while an erase operation is in progress and may reset to read array mode in other circumstances. (See Appendix A for state transition table.)
70	Read Status Register	Puts the device into the read status register mode, so that reading the device outputs status register data, regardless of the address presented to the device. The device automatically enters this mode after program or erase has completed. This is one of the two commands that is executable while the WSM is operating. See Section 3.2.3.

### Table 5. Command Codes and Descriptions

18

Code	Device Mode	Description
50	Clear Status Register	The WSM can only set the program status and erase status bits in the status register to "1"; it cannot clear them to "0."
		The status register operates in this fashion for two reasons. The first is to give the host CPU the flexibility to read the status bits at any time. Second, when programming a string of bytes, a single status register query after programming the string may be more efficient, since it will return the accumulated error status of the entire string. See Section 3.2.3.1.
90	Intelligent Identifier	Puts the device into the intelligent identifier read mode, so that reading the device will output the manufacturer and device codes. ( $A_0 = 0$ for manufacturer, $A_0 = 1$ for device, all other address inputs are ignored). See Section 3.2.2.

### Table 5. Command Codes and Descriptions (Continued)

### Table 6. Command Bus Definitions

		First Bus Cycle			Second Bus Cycle		
Command	Note	Oper	Addr	Data	Oper	Addr	Data
Read Array		Write	Х	FFH			
Intelligent Identifier	2,4	Write	Х	90H	Read	IA	IID
Read Status Register	3	Write	Х	70H	Read	Х	SRD
Clear Status Register	3	Write	Х	50H			
Word/Byte Program	6,7	Write	PA	40H/10H	Write	PA	PD
Block Erase/Confirm	5	Write	BA	20H	Write	BA	D0H
Erase Suspend		Write	Х	B0H			
Erase Resume		Write	Х	D0H			

#### ADDRESS

BA = Block Address IA = Identifier Address DATA

SRD = Status Register Data IID = Identifier Data PD = Program Data

PA = Program Address X = Don't Care

#### NOTES:


- 1. Bus operations are defined in Tables 3 and 4.
- 2. IA = Identifier Address:  $A_0 = 0$  for manufacturer code,  $A_0 = 1$  for device code.
- 3. SRD Data read from Status Register.
- 4. IID = Intelligent Identifier Data. Following the Intelligent Identifier command, two read operations access manufacturer and device codes.
- 5. BA = Address within the block being erased.
- 6. PA = Address to be programmed. PD = Data to be programmed at location PA.
- 7. Either 40H or 10H commands is valid.
- 8. When writing commands to the device, the upper data bus  $[DQ_8-DQ_{15}] = X$  which is either V<sub>IL</sub> or V<sub>IH</sub>, to minimize current draw.



		Table	7. Status R	egister Bit Defi	nition		
WSMS	ESS	ES	DWS	VPPS	R	R	R
7	6	5	4	3	2	1	0
					NOT	ES:	
1	E STATE MA = Ready = Busy	CHINE STAT	US (WSMS)	program or	block erase c	etermine word/ ompletion, before status bits.	
1	ASE-SUSPEN = Erase Susp = Erase In Pro	ended	,	execution an "1." ESS bit	nd sets both V	issued, WSM WSMS and ES o "1" until an I ued.	SS bits to
	ASE STATUS = Error In Bloo	( )		When this b occurred:	it is set to "1,'	one of the fo	llowing has
0	= Successful I	Block Erase		1. V <sub>PP</sub> out of	range.		
				pulses to		e max numb nd is still una ure.	
						and was foll Erase Confirm	
1	DGRAM STAT = Error in Byte	e/Word Progra		When this b occurred:	it is set to "1,'	one of the fo	llowing has
0	= Successful I	Byte/Word Pro	ogram	1. V <sub>PP</sub> out of	range.		
					nd is still una	max number ble to verify a	
						and was foll Erase Confirm	
1	STATUS (VP = V <sub>PP</sub> Low De = V <sub>PP</sub> OK		n Abort	indication of level only af sequences l system if V <sub>F</sub> not guarante	$V_{PP}$ level. The ter the Program of the Program of the Program of the term of	ot provide con the WSM interna am or Erase co tered, and info nge. The V <sub>PP</sub> s accurate feed	ogates V <sub>PP</sub> ommand orms the status bit is
	= RESERVE		RE			or future use a ing the status	

ADVANCE INFORMATION

### SMART 5 BOOT BLOCK MEMORY FAMILY





## **ADVANCE INFORMATION**

### SMART 5 BOOT BLOCK MEMORY FAMILY

## intel®




Figure 9. Automated Block Erase Flowchart

22

### SMART 5 BOOT BLOCK MEMORY FAMILY




Figure 10. Erase Suspend/Resume Flowchart



### 3.3 Boot Block Locking

The boot block family architecture features a hardware-lockable boot block so that the kernel code for the system can be kept secure while the parameter and main blocks are programmed and erased independently as necessary. Only the boot block can be locked independently from the other blocks.

### 3.3.1 V<sub>PP</sub> = V<sub>IL</sub> FOR COMPLETE PROTECTION

For complete write protection of all blocks in the device, the V<sub>PP</sub> voltage can be held low. When V<sub>PP</sub> is below V<sub>PPLK</sub>, any program or erase operation will result in a error in the status register.

#### 3.3.2 WP# = VIL FOR BOOT BLOCK LOCKING

When WP# = V<sub>IL</sub>, the boot block is locked and any program or erase operation to the boot block will result in an error in the status register. All other blocks remain unlocked in this condition and can be programmed or erased normally. Note that this feature is overridden and the boot block unlocked when RP# =  $V_{HH}$ .

#### 3.3.3 RP# = V<sub>HH</sub> OR WP# = V<sub>IH</sub> FOR BOOT BLOCK UNLOCKING

Two methods can be used to unlock the boot block:

- 1. WP# = V<sub>IH</sub>
- 2. RP# = V<sub>HH</sub>

If both or either of these two conditions are met, the boot block will be unlocked and can be programmed or erased.

The *Write Proctection Truth Table*, Table 8, clearly defines the write protection methods.

## 3.3.4 NOTE FOR 8-MBIT 44-PSOP PACKAGE

The 8-Mbit in the 44-PSOP package does not have a WP# because no other pins were available for the 8-Mbit upgrade address. Thus, in this density-package combination only,  $V_{HH}$  (12 V) on RP# is required to unlock the boot block and unlocking with a logic-level signal is not possible. If this unlocking

24

functionality is required, and 12 V is not available in-system, please consider using the 48-TSOP package, which has a WP# pin and can be unlocked with a logic-level signal. All other densitypackage combinations have WP# pins.

Table 8.	Write	Protection	Truth	Table
	<b>W</b> IIIC	1 101001011	mun	Table

V <sub>PP</sub>	RP#	WP#	Write Protection Provided
V <sub>IL</sub>	Х	Х	All Blocks Locked
$\geq V_{\text{PPLK}}$	V <sub>IL</sub>	Х	All Blocks Locked (Reset)
$\geq V_{\text{PPLK}}$	$V_{\rm HH}$	Х	All Blocks Unlocked
$\geq V_{\text{PPLK}}$	V <sub>IH</sub>	$V_{\text{IL}}$	Boot Block Locked
$\geq V_{\text{PPLK}}$	V <sub>IH</sub>	$V_{\text{IH}}$	All Blocks Unlocked

### 4.0 DESIGN CONSIDERATIONS

The following section discusses recommended design considerations which can improve the robustness of system designs using flash memory.

### 4.1 Power Consumption

Intel flash components contain features designed to reduce power requirements. The following sections will detail how to take advantage of these features.

#### 4.1.1 ACTIVE POWER

Asserting CE# to a logic-low level and RP# to a logic-high level places the device in the active mode. Refer to the *DC Characteristics* table for  $I_{CCR}$  current values.

### 4.1.2 AUTOMATIC POWER SAVINGS (APS)

Automatic Power Savings (APS) provides lowpower operation in active mode. Power Reduction Control (PRC) circuitry allows the device to put itself into a low current state when not being accessed. After data is read from the memory array, PRC logic controls the device's power consumption by entering the APS mode where typical I<sub>CC</sub> current is less than 1 mA. The device stays in this static state with outputs valid until a new location is read.

### 4.1.3 STANDBY POWER

When CE# is at a logic-high level (V<sub>IH</sub>), and the device is not programming or erasing, the memory enters in standby mode, which disables much of the device's circuitry and substantially reduces power consumption. Outputs ( $DQ_0-DQ_{15}$  or  $DQ_0-DQ_7$ ) are placed in a high-impedance state independent of the status of the OE# signal. When CE# is at logic-high level during program or erase operations, the device will continue to perform the operation and consume corresponding active power until the operation is completed.

### 4.1.4 DEEP POWER-DOWN MODE

The Smart 5 boot block family supports a low typical  $I_{CCD}$  in deep power-down mode, which turns off all circuits to save power. This mode is activated by the RP# pin when it is at a logic-low (GND  $\pm$  0.2 V). Note: BYTE# pin must be at CMOS levels to meet the  $I_{CCD}$  specification.

During read modes, the RP# pin going low deselects the memory and places the output drivers in a high impedance state. Recovery from the deep power-down state, requires a minimum access time of  $t_{PHQV}$ . RP# transitions to  $V_{IL}$ , or turning power off to the device will clear the status register.

During an program or erase operation, RP# going low for time  $t_{PLPH}$  will abort the operation, but the location's memory contents will no longer valid and additional timing must be met. See Section 3.1.5 and Figure 15 and Table 9 for additional information.

### 4.2 Power-Up/Down Operation

The device protects against accidental block erasure or programming during power transitions. Power supply sequencing is not required, so either  $V_{PP}$  or  $V_{CC}$  can power-up first. The CUI defaults to the read mode after power-up, but the system must drop CE# low or present an address to receive valid data at the outputs.

A system designer must guard against spurious writes when V<sub>CC</sub> voltages are above V<sub>LKO</sub> and V<sub>PP</sub> is active. Since both WE# and CE# must be low for a command write, driving either signal to V<sub>IH</sub> will inhibit writes to the device. Additionally, alteration of memory can only occur after successful completion of a two-step command sequences. The device is also disabled until RP# is brought to V<sub>IH</sub>, regardless

### **ADVANCE INFORMATION**

of the state of its control inputs. By holding the device in reset (RP# connected to system PowerGood) during power-up/down, invalid bus conditions during power-up can be masked, providing yet another level of memory protection.

### 4.2.1 RP# CONNECTED TO SYSTEM RESET

Using RP# properly during system reset is important with automated program/erase devices because the system expects to read from the flash memory when it comes out of reset. If a CPU reset occurs without a flash memory reset, proper CPU initialization would not occur because the flash memory may in a mode other than Read Array. Intel's Flash memories allow proper CPU initialization following a system reset by connecting the RP# pin to the same RESET# signal that resets the system CPU.

### 4.3 Board Design

### 4.3.1 POWER SUPPLY DECOUPLING

Flash memory's switching characteristics require careful decoupling methods. System designers should consider three supply current issues: standby current levels ( $I_{CCR}$ ), active current levels ( $I_{CCR}$ ), and transient peaks produced by falling and rising edges of CE#.

Transient current magnitudes depend on the device outputs' capacitive and inductive loading. Two-line control and proper decoupling capacitor selection will suppress these transient voltage peaks. Each flash device should have a 0.1  $\mu$ F ceramic capacitor connected between V<sub>CC</sub> and GND, and between V<sub>PP</sub> and GND. These high-frequency, inherently low-inductance capacitors should be placed as close as possible to the package leads.

#### 4.3.2 VPP TRACE ON PRINTED CIRCUIT BOARDS

In-system updates to the flash memory requires special consideration of the V<sub>PP</sub> power supply trace by the printed circuit board designer. Since the V<sub>PP</sub> pin supplies the current for programming and erasing, it should have similar trace widths and layout considerations as given to the V<sub>CC</sub> power supply trace. Adequate V<sub>PP</sub> supply traces, and decoupling capacitors placed adjacent to the component, will decrease spikes and overshoots.



### 5.0 ELECTRICAL SPECIFICATIONS

### 5.1 Absolute Maximum Ratings\*

**Commercial Operating Temperature** 

During Read/Erase/Program 0 °C to +70 °C
Temperature Under Bias –10 °C to +80 °C
Extended Operating Temperature
During Read/Erase/Program –40 °C to +85 °C
Temperature Under Bias40 °C to +85 °C
Storage Temperature65 °C to +125 °C
Voltage on Any Pin
(except V <sub>CC</sub> , V <sub>PP</sub> , A <sub>9</sub> and RP#) with Respect to GND –2.0 V to +7.0 V <sup>(2)</sup>

Voltage on Pin RP# or Pin A<sub>9</sub> with Respect to GND ...... –2.0 V to +13.5 V<sup>(2,3)</sup>

V<sub>PP</sub> Program Voltage with Respect to GND during Block Erase

and Word/Byte Program .. –2.0 V to +14.0  $V^{(2,3)}$ 

- V<sub>CC</sub> Supply Voltage with Respect to GND ...... -2.0 V to +7.0 V<sup>(2)</sup>
- Output Short Circuit Current......100 mA (4)

### 5.2 Operating Conditions

NOTICE: This document contains information on products in the sampling and initial production phases of development. The specifications are subject to change without notice. Verify with your local Intel Sales office that you have the latest datasheet before finalizing a design.

\* WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may effect device reliability.

- 1. Operating temperature is for commercial product defined by this specification.
- 2. Minimum DC voltage is –0.5 V on input/output pins. During transitions, this level may undershoot to –2.0 V for periods <20 ns. Maximum DC voltage on input/output pins is  $V_{CC}$  + 0.5 V which, during transitions, may overshoot to  $V_{CC}$  + 2.0 V for periods <20 ns.
- Maximum DC voltage on V<sub>pp</sub> may overshoot to +14.0 V for periods <20 ns. Maximum DC voltage on RP# or A<sub>9</sub> may overshoot to 13.5 V for periods <20 ns.</li>
- 4. Output shorted for no more than one second. No more than one output shorted at a time.

Symbol	Parameter	Notes	Min	Max	Units
T <sub>A</sub>	Commercial Operating Temperature		0	+70	°C
	Extended Operating Temperature		-40	+85	°C
V <sub>CC</sub>	5 V V <sub>CC</sub> Supply Voltage (10%)	1	4.50	5.50	Volts
	5 V V <sub>CC</sub> Supply Voltage (5%)	2	4.75	5.25	Volts
V <sub>PP</sub>	5 V V <sub>PP</sub> Supply Voltage (10%)	1	4.50	5.50	Volts
	12 V V <sub>CC</sub> Supply Voltage (5%)	1	11.4	12.6	Volts

NOTES:

1. 10%  $V_{CC}$  specifications apply to the standard test configuration (Figures 12 and 13).

2. 5% V<sub>CC</sub> specifications apply to the high-speed test configuration (Figures 11 and 13).

### ADVANCE INFORMATION

### 5.3 Capacitance

 $T_A = 25 \text{ °C}, f = 1 \text{ MHz}$ 

Symbol	Parameter	Note	Тур	Мах	Unit	Conditions
CIN	Input Capacitance	4	6	8	pF	$V_{IN} = 0 V$
COUT	Output Capacitance	4, 7	10	12	pF	V <sub>OUT</sub> = 0 V

1. Sampled, not 100% tested.

### 5.4 DC Characteristics—Commercial and Extended Temperature

		Temp	Co	mm	Exte	nded		
Sym	Parameter	Note	Тур	Max	Тур	Max	Unit	Test Condition
I <sub>IL</sub>	Input Load Current	1		±1.0		±1.0	μA	$V_{CC} = V_{CC} Max$ , $V_{IN} = V_{CC} or GND$
I <sub>LO</sub>	Output Leakage Current	: 1		± 10		± 10	μA	$V_{CC} = V_{CC} Max$ , $V_{IN} = V_{CC} or GND$
I <sub>CCS</sub>	V <sub>CC</sub> Standby Current	1,3		2.0		2.5	mA	V <sub>CC</sub> = V <sub>CC</sub> Max, CE# = RP# = BYTE# = WP# = V <sub>IH</sub>
				130		150	μA	$V_{CC} = V_{CC} Max$ CE# = RP# = $V_{CC} \pm 0.2 V$
I <sub>CCD</sub>	V <sub>CC</sub> Deep Power-Down Current	1		8		8	μA	$V_{CC} = V_{CC} Max$ , $V_{IN} = V_{CC} or GND$ RP# = GND ± 0.2 V
I <sub>CCR</sub>	V <sub>CC</sub> Read Current (Word or Byte Mode)	1,5, 6		60		65	mA	$\label{eq:cmost} \begin{array}{l} \textbf{CMOS INPUTS} \\ \textbf{V}_{CC} = \textbf{V}_{CC}\textbf{Max},\textbf{CE\#} = \textbf{GND}, \\ \textbf{OE\#} = \textbf{V}_{CC}, \textbf{f} = 10\textbf{MHz}(5\textbf{V}), \\ \textbf{I}_{OUT} = 0\textbf{mA},\textbf{Inputs} = \textbf{GND}\textbf{or}\textbf{V}_{CC} \end{array}$
				65		70	mA	$\label{eq:transformation} \begin{array}{l} \textbf{TTL INPUTS} \\ \textbf{V}_{CC} = \textbf{V}_{CC}  \textbf{Max},  \textbf{CE\#} = \textbf{V}_{IL}, \\ \textbf{OE\#} = \textbf{V}_{IH},  \textbf{f} = 10  \textbf{MHz}  (5  \textbf{V}), \\ \textbf{I}_{OUT} = 0  \textbf{mA},  \textbf{Inputs} = \textbf{V}_{IL}  \textbf{or}  \textbf{V}_{IH} \end{array}$
I <sub>CCW</sub>	V <sub>CC</sub> Program Current	1,4		50		50	mA	V <sub>PP</sub> = V <sub>PPH</sub> 1 (at 5 V)
	(Word or Byte Mode)			45		45	mA	V <sub>PP</sub> = V <sub>PPH</sub> 2 (at 12 V)
I <sub>CCE</sub>	V <sub>CC</sub> Erase Current	1,4		35		45	mA	V <sub>PP</sub> = V <sub>PPH</sub> 1 (at 5 V)
				30		40	mA	V <sub>PP</sub> = V <sub>PPH</sub> 2 (at 12 V)
I <sub>CCES</sub>	V <sub>CC</sub> Erase Susp Current	1,2		10		12.0	mA	CE# = VIH , Block Erase Suspend
I <sub>PPS</sub>	VPP Standby Current	1		± 10		± 15	μA	V <sub>PP</sub> < V <sub>PPH</sub> 2
I <sub>PPD</sub>	V <sub>PP</sub> Deep Power-Down Current	1		5.0		10	μA	RP# = GND ± 0.2 V
I <sub>PPR</sub>	V <sub>PP</sub> Read Current	1		200		200	μA	$V_{PP} \ge V_{PPH}2$

### **ADVANCE INFORMATION**



		Temp	Co	mm	Exte	nded		
Sym	Parameter	Note	Тур	Max	Тур	Max	Unit	Test Condition
I <sub>PPW</sub>	VPP Program Current	1,4		25		30	mA	V <sub>PP</sub> = V <sub>PPH</sub> 1 (at 5 V)
	(Word or Byte Mode)			20		25		V <sub>PP</sub> = V <sub>PPH</sub> 2 (at 12 V)
I <sub>PPE</sub>	V <sub>PP</sub> Erase Current	1,4		20		25	mA	$V_{PP} = V_{PPH}1$ (at 5 V)
				15		20		V <sub>PP</sub> = V <sub>PPH</sub> 2 (at 12 V)
I <sub>PPES</sub>	V <sub>PP</sub> Erase Susp Curren	t 1		200		200	μA	$V_{PP} = V_{PPH}$ , Block Erase Suspend
I <sub>RP#</sub>	RP# Unlock Current	1,4		500		500	μA	RP# = V <sub>HH</sub> (to unlock Boot Block)
I <sub>ID</sub>	A9 Identifier Current	1,4		500		500	μA	$A_9 = V_{ID}$

### 5.4 DC Characteristics—Commercial and Extended Temperature (Continued)

### 5.4 DC Characteristics—Commercial and Extended Temperature (Continued)


		Temp	Com	Comm/Ext		
Sym	Parameter	Note	Min	Max	Unit	Test Condition
V <sub>ID</sub>	A <sub>9</sub> Intelligent Identifier Voltage		11.4	12.6	V	
V <sub>IL</sub>	Input Low Voltage		-0.5	0.8	V	
V <sub>IH</sub>	Input High Voltage		2.0	V <sub>CC</sub> + 0.5 V	V	
V <sub>OL</sub>	Output Low Voltage			0.45	V	$V_{CC} = V_{CC}$ Min, $I_{OL} = 5.8$ mA
V <sub>OH</sub> 1	Output High Voltage (TTL)		2.4		V	$V_{CC} = V_{CC}$ Min, $I_{OH} = -2.5$ mA
V <sub>OH</sub> 2	Output High Voltage (CMOS)		0.85 x V <sub>CC</sub>		V	$V_{CC} = V_{CC}$ Min, $I_{OH} = -2.5$ mA
			V <sub>CC</sub> – 0.4V		V	$V_{CC} = V_{CC} Min$ , $I_{OH} = -100 \ \mu A$
V <sub>PPLK</sub>	V <sub>PP</sub> Lock-Out Voltage	3	0.0	1.5	V	Complete Data Protection
V <sub>PPH</sub> 1	V <sub>PP</sub> (Prog/Erase Operations)		4.5	5.5	V	V <sub>PP</sub> at 5 V
V <sub>PPH</sub> 2	V <sub>PP</sub> (Prog/Erase Operations)		11.4	12.6	V	V <sub>PP</sub> at 12 V
V <sub>LKO</sub>	V <sub>CC</sub> Erase/Prog Lock Voltage		2.0		V	
$V_{\rm HH}$	RP# Unlock Voltage		11.4	12.6	V	Boot Block Program/Erase

### ADVANCE INFORMATION

### SMART 5 BOOT BLOCK MEMORY FAMILY

#### NOTES:

- 1. All currents are in RMS unless otherwise noted. Typical values at V<sub>CC</sub> = 5.0 V, T = +25 °C. These currents are valid for all product versions (packages and speeds).
- 2. I<sub>CCES</sub> is specified with the device deselected. If the device is read while in erase suspend mode, current draw is the sum of I<sub>CCES</sub> and I<sub>CCR</sub>.
- Block erases and word/byte program operations are inhibited when V<sub>PP</sub> = V<sub>PPLK</sub>, and not guaranteed in the range between V<sub>PPH</sub>1 and V<sub>PPLK</sub>.
- 4. Sampled, not 100% tested.
- 5. Automatic Power Savings (APS) reduces I<sub>CCR</sub> to less than 1 mA typical, in static operation.
- 6. CMOS Inputs are either V<sub>CC</sub>  $\pm$  0.2 V or GND  $\pm$  0.2 V. TTL Inputs are either V<sub>IL</sub> or V<sub>IH</sub>.



AC test inputs are driven at 3.0 V for a logic "1" and 0.0 V for a logic "0." Input timing begins, and output timing ends, at 1.5 V. Input rise and fall times (10% to 90%) <10 ns.

Figure 11. High Speed Test Waveform




Figure 12. Standard Test Waveform




Figure 13. Test Configuration

### **Test Configuration Component Values**

Test Configuration	C∟(pF)	<b>R</b> 1 (Ω)	<b>R₂ (</b> Ω)
5 V Standard Test	100	580	390
5 V High-Speed Test	30	580	390




Figure 14. AC Waveform for Reset Operation

#### Table 9. Reset Specifications(1)

Sym	Parameter	Min	Max	Unit
t <sub>PLPH</sub>	RP# Pulse Low Time	60		ns
t <sub>PLRH</sub>	RP# Low to Reset during Prog/Erase		12	μs

1. If RP# is tied to  $V_{CC}$ , these specs are not applicable.

2. These specifications are valid for all product versions (packages and speeds).

3. If RP# is asserted while a program or block erase, is not executing, the reset will complete within t<sub>PLPH</sub>.

4. A reset time,  $t_{PHQV}$ , is required after  $t_{PLRH}$  until outputs are valid. See Section 3.1.5 for detailed information.

**ADVANCE INFORMATION** 

			Temp	Commercial							Extended		
			Speed	-60/-70				-80/-90		-80/-90			
#	Sym	Paramete	Vcc	$5V \pm 5\%$ <sup>(4)</sup>		5V±10% (5)		5V± 10% <sup>(5)</sup>		5V± 10%(5)		Unit	
			Load	30	) pF 100 pF		) pF	100 pF		100 pF			
			Notes	Min	Max	Min	Max	Min	Max	Min	Max		
R1	t <sub>AVAV</sub>	Read Cycle	2, 4 Mbit		60		70		80		80		ns
		Time 8 Mbit			70		80		90		90		ns
R2	t <sub>AVQV</sub>	Address to	2, 4 Mbit			60		70		80		80	ns
		Output Delay 8 Mbit				70		80		90		90	ns
R3	t <sub>ELQV</sub>	CE# to	2, 4 Mbit	2		60		70		80		80	ns
		Output Delay	8 Mbit			70		80		90		90	ns
R4	t <sub>GLQV</sub>	OE# to Output D	2		30		35		40		40	ns	
R5	t <sub>PHQV</sub>	RP# to Output D			450		450		450		450	ns	
R6	t <sub>ELQX</sub>	CE# to Output in Low Z		3	0		0		0		0		ns
R7	t <sub>GLQX</sub>	OE# to Output in Low Z		3	0		0		0		0		ns
R8	t <sub>EHQZ</sub>	CE# to Output in High Z		3		20		20		20		25	ns
R9	t <sub>GHQZ</sub>	OE# to Output in	3		20		20		20		25	ns	
R10	t <sub>OH</sub>	Output Hold from CE#, or OE# Cha Whichever Occu	3	0		0		0		0		ns	

## 5.5 AC Characteristics—Read Operations—Commercial and Extended Temperature

NOTES:

1. See AC Input/Output Reference Waveform for timing measurements.

2. OE# may be delayed up to  $t_{CE}$ -t\_OE after the falling edge of CE# without impact on  $t_{CE}$ .

3. Sampled, but not 100% tested.

4. See Test Configuration (Figure 13), 5 V High-Speed Test component values.

5. See *Test Configuration* (Figure 13), 5 V Standard Test component values.

6. Dynamic BYTE# switching between word and byte modes is not supported. Mode changes must be made when the device is in deep power-down or powered down.

### SMART 5 BOOT BLOCK MEMORY FAMILY

## intel®




Figure 15. AC Waveforms for Read Operations

## 5.6 Erase and Program Timings—Commercial and Extended Temperature $V_{CC}$ = 5 V $\pm$ 10%

	Temp	Commercial								
	V <sub>PP</sub>	5 V ± 10%		12 V ± 5%		5 V ± 10%		12 V ± 5%		
Para	Тур	Max	Тур	Max	Тур	Max	Тур	Max	Units	
Boot/Parameter Bl		7		7		7		7	S	
Main Block Erase		14		14		14		14	s	
Main Block Write T									s	
Main Block Write T									S	
Byte Program Time		100		100		100		100	μs	
Word Program Tim		100		100		100		100	μs	

NOTES:

1. All numbers are sampled, not 100% tested.

 Max erase times are specified under worst case conditions. The max erase times are tested at the same value independent of V<sub>CC</sub> and V<sub>PP</sub>. See Note 3 for typical conditions.

3. Typical conditions are 25 °C with  $V_{CC}$  and  $V_{PP}$  at the center of the specified voltage range. Production programming using  $V_{CC}$  = 5.0 V,  $V_{PP}$  = 12.0 V typically results in a 60% reduction in programming time.

4. Contact your Intel representative for information regarding maximum byte/word write specifications.

5. Max program times are guaranteed for the two parameter blocks and 96-KB main block only.

32

## 5.7 AC Characteristics—Write Operations—Commercial and Extended Temperature

				Comm		Extended			
#	Sym	Paramet	er	Note	Min	Max	Min	Max	Unit
W1	tphwl (tphel)	RP# High Recovery to W Low		450		450		ns	
W2	t <sub>ELWL</sub> (t <sub>WLEL</sub> )	CE# (WE#) Setup to WE Low		0		0		ns	
W3	t <sub>WP</sub>	Write Pulse Width	9	50		60		ns	
W4	t <sub>DVWH</sub> (t <sub>DVEH</sub> )	Data Setup to WE# (CE#	4	50		60		ns	
W5	t <sub>AVWH</sub> (t <sub>AVEH</sub> )	Address Setup to WE# (C	3	50		60		ns	
W6	t <sub>wнен</sub> (t <sub>eнwн</sub> )	CE# (WE#) Hold from WE		0		0		ns	
W7	t <sub>WHDX</sub> (t <sub>EHDX</sub> )	Data Hold from WE# (CE	4	0		0		ns	
W8	t <sub>WHAX</sub> (t <sub>EHAX</sub> )	Address Hold from WE#	3	0		0		ns	
W9	t <sub>WPH</sub>	Write Pulse Width High	Write Pulse Width High $V_{CC} = 5 V \pm 5\%$		10		10		ns
		V <sub>CC</sub> = 5 V ± 10%			20		20		ns
W10	tрннwн (tрннен)	RP# V <sub>HH</sub> Setup to WE# (	6,8	100		100		ns	
W11	tvpwн (tvpeн)	VPP Setup to WE# (CE#)	5,8	100		100		ns	
W12	t <sub>QVPH</sub>	RP# V <sub>HH</sub> Hold from Valid	6,8	0		0		ns	
W13	t <sub>QVVL</sub>	V <sub>PP</sub> Hold from Valid SRD	5,8	0		0		ns	
W14	t <sub>PHBR</sub>	Boot Block Lock Delay	7,8		100		100	ns	

NOTES:

1. Read timing characteristics during program and erase operations are the same as during read-only operations. Refer to AC Characteristics—Read-Only Operations.

 The on-chip WSM completely automates program/erase operations; program/erase algorithms are now controlled internally which includes verify operations.

3. Refer to command definition table for valid  $\rm A_{IN}.$  (Table 6)

4. Refer to command definition table for valid  $D_{IN}$ . (Table 6)

5. Program/erase durations are measured to valid SRD data (successful operation, SR.7 = 1).

 For boot block program/erase, RP# should be held at V<sub>HH</sub> or WP# should be held at V<sub>IH</sub> until operation completes successfully.

7. Time  $t_{\mbox{PHBR}}$  is required for successful locking of the boot block.

8. Sampled, but not 100% tested.


 Write pulse width (t<sub>WP</sub>) is defined from CE# or WE# going low (whichever goes low last) to CE# or WE# going high (whichever goes high first). Hence, t<sub>WP</sub> = t<sub>WLWH</sub> = t<sub>ELEH</sub> = t<sub>WLEH</sub> = t<sub>ELWH</sub>.

10. Write pulse width high (t<sub>WPH</sub>) is defined from CE# or WE# going high (whichever goes high first) to CE# or WE# going low (whichever goes low first). Hence, t<sub>WPH</sub> = t<sub>WHWL</sub> = t<sub>EHEL</sub> = t<sub>WHEL</sub> = t<sub>EHWL</sub>.

## **ADVANCE INFORMATION**

### SMART 5 BOOT BLOCK MEMORY FAMILY

## intel®






ADVANCE INFORMATION



### 6.0 ORDERING INFORMATION



**ADVANCE INFORMATION** 

### 7.0 ADDITIONAL INFORMATION

Order Number	Document
292194	AB-65 Migrating SmartVoltage Boot Block Flash Designs to Smart 5 Flash
290531	2-Mbit SmartVoltage Boot Block Flash Memory Family Datasheet
290530	4-Mbit SmartVoltage Boot Block Flash Memory Family Datasheet
290539	8-Mbit SmartVoltage Boot Block Flash Memory Family Datasheet
290448	28F002/200BX-T/B 2-Mbit Boot Block Flash Memory Datasheet
290449	28F002/200BL-T/B 2-Mbit Low Power Boot Block Flash Memory Datasheet
290450	28F002/400BL-T/B 4-Mbit Low Power Boot Block Flash Memory Datasheet
290451	28F002/400BX-T/B 4-Mbit Boot Block Flash Memory Datasheet
297862	Smart 5 Boot Block Flash Memory Family 28F200B5, 28F400/004B5, 28F800B5 Specification Update

### NOTES:

1. Please call the Intel Literature Center at (800) 548-4725 to request Intel documentation. International customers should contact their local Intel or distribution sales office.

2. Visit Intel's World Wide Web home page at http://www.Intel.com for technical documentation and tools.

ADVANCE INFORMATION

intel

## intel® **APPENDIX A** WRITE STATE MACHINE: CURRENT-NEXT STATE CHART


			Command Input (and Next State)									
Current State	SR.7	Data When Read	Read Array (FFH)	Program Setup (10/40H)	Erase Setup (20H)	Erase Confirm (D0H)	Erase Susp. (B0H)	Erase Resume (D0H)	Read Status (70H)	Clear Status (50H)	Read ID (90H)	
Read Array	"1"	Array	Read Array	Program Setup	Erase Setup	Read Array			Read Status	Read Array	Read ID	
Program Setup	"1"	Status	Program (Command Input = Data to be programmed)									
Program: Not Complete	"0"	Status		Program								
Program: Complete	"1"	Status	Read Array	Program Setup	Erase Setup	Read Array			Read Status	Read Array	Read ID	
Erase Setup	"1"	Status	Erase	e Command	Error	Erase Erase Error Error			Erase Command Error			
Erase Cmd. Error	"1"	Status	Read Array	Program Setup	Erase Setup	Read Array			Read Status	Read Array	Read ID	
Erase: Not Complete	"0"	Status		Era	ise		Erase Susp. to Status		Erase			
Erase: Complete	"1"	Status	Read Array	Program Setup	Erase Setup	Read Array			Read Status	Read Array	Read ID	
Erase Suspend to Status	"1"	Status	Erase Susp. to Array	Res'd.	Erase Susp. to Array	Erase Erase Susp. to Array		Erase	Erase Susp. to Status	Erase Susp. to Array	Res'd.	
Erase Suspend to Array	"1"	Array	Erase Susp. to Array	Res'd.	Erase Susp. to Array	Erase Erase Susp. to Array		Erase	Erase Susp. to Status	Erase Susp. to Array	Res'd.	
Read Status	"1"	Status	Read Array	Program Setup	Erase Setup	Read Array			Read Status	Read Array	Read ID	
Read Identifier	"1"	ID	Read Array	Program Setup	Erase Setup	Read Array			Read Status	Read Array	Read ID	

Write State Machine Current/Next States

### **ADVANCE INFORMATION**



APPENDIX B PRODUCT BLOCK DIAGRAM



ADVANCE INFORMATION