PRELIMINARY PRODUCT SPECIFICATION



Integrated Circuits Group

LH28F640BFHG-PTTL70A Flash Memory 64Mbit (4Mbitx16)

(Model Number: LHF64FH8)

Spec. Issue Date: September 24, 2004 Spec No: FM045038P

			SPEC No.	FM	045037A
			ISSUE:	Sep.	24, 2004
;					
	DDELI	MINAD	V		
	P R E L I	MINAK	Ĭ		
S P E	CIFI	CA 7	ΙΟΙ	NS	1
Product Type	64Mbit	Flash N	lemory		
110ddol 1990		114511 1	<u>iemory</u>		_
L H 2	8 F 6 4 0	BFHC	Б — Р Т	ГТІ	L 7 0 A
Model No.	(L H F	64FH8)	I		
					_
TI 1 1 1 1 6					
This device specifica	tion is subject to cr	nange without r	iotice.		
* This specifications	contains <u>31</u> pages i	including the co	over and apper	ndix.	
* Refer to LH28F640	BF Series Append	ix (FUM00701).		
	CE				
CUSTOMERS ACCEPTAN					
CUSTOMERS ACCEPTAN					
		PRESENTI	ED		
DATE:		1 /	ED	<u></u>	
DATE:		BY: <i>M</i>	.Hott	<u> </u>	
DATE:		BY: /	ED <u>, Ho Ha</u> OTTA . General Man	<u>a</u> ager	
DATE:		BY: /	. <i>Hotle</i> otta	ager	
DATE:		BY: // Y/H Dept	. Ho Ha OTTA . General Man	-	PARED BY:
DATE:		BY: YH YH Dept REVIEW	. Hotta OTTA . General Man WED BY:	PRE	PARED BY:
DATE:		BY: YH YH Dept REVIEW	. Hotta OTTA . General Man WED BY:	PRE	PARED BY: Kamemitan
DATE:		BY: YH Dept REVIEW	<u>Hotta</u> OTTA . General Man WED BY: Murakam	PRE <u>ر 7.</u>	
DATE:		BY: YH YH Dept REVIEV Y. M Product	. Hotta OTTA . General Man WED BY:	PRE <u>5</u> <u>7</u> Dept. I	
DATE:		BY: YH YH Dept REVIEW Y Product System- Integrate	<u>Hotta</u> OTTA . General Man WED BY: <u>Murakam</u> Development	PRE <u>5</u> <u>7</u> Dept. I n oup	

- Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.
- When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
 - The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
 - Office electronics
 - Instrumentation and measuring equipment
 - Machine tools

HAR

- Audiovisual equipment
- Home appliance
- Communication equipment other than for trunk lines
- (2) Those contemplating using the products covered herein for the following equipment <u>which demands high</u> <u>reliability</u>, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
 - Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
 - Mainframe computers
 - Traffic control systems
 - Gas leak detectors and automatic cutoff devices
 - Rescue and security equipment
 - Other safety devices and safety equipment, etc.
- (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
 - Aerospace equipment
 - Communications equipment for trunk lines
 - Control equipment for the nuclear power industry
 - Medical equipment related to life support, etc.
- (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.
- Please direct all queries regarding the products covered herein to a sales representative of the company.




CONTENTS

PAGE
0.75mm pitch 48-Ball CSP Pinout 3
Pin Descriptions 4
Simultaneous Operation Modes Allowed with Four Planes 5
Memory Map 6
Identifier Codes and OTP Address for Read Operation 7
Identifier Codes and OTP Address for Read Operation on Partition Configuration 7
OTP Block Address Map for OTP Program 8
Bus Operation
Command Definitions 10
Functions of Block Lock and Block Lock-Down 12
Block Locking State Transitions upon Command Write 12
Block Locking State Transitions upon WP# Transition 13
Status Register Definition

Extended Status Register Definition 15
Partition Configuration Register Definition 16
Partition Configuration 16
1 Electrical Specifications 17
1.1 Absolute Maximum Ratings 17
1.2 Operating Conditions 17
1.2.1 Capacitance 18
1.2.2 AC Input/Output Test Conditions 18
1.2.3 DC Characteristics 19
1.2.4 AC Characteristics - Read-Only Operations
1.2.5 AC Characteristics - Write Operations 25
1.2.6 Reset Operations 27
1.2.7 Block Erase, Full Chip Erase, (Page Buffer) Program and OTP Program Performance
2 Related Document Information 29

1

PAGE



The product, which is 4-Plane Page Mode Dual Work (Simultaneous Read while Erase/Program) Flash memory, is a low power, high density, low cost, nonvolatile read/write storage solution for a wide range of applications. The product can operate at V_{CC}=2.7V-3.6V and V_{PP}=1.65V-3.6V or 9.0V-10.0V. Its low voltage operation capability greatly extends battery life for portable applications.

The product provides high performance asynchronous page mode. It allows code execution directly from Flash, thus eliminating time consuming wait states. Furthermore, its newly configurative partitioning architecture allows flexible dual work operation.

The memory array block architecture utilizes Enhanced Data Protection features, and provides separate Parameter and Main Blocks that provide maximum flexibility for safe nonvolatile code and data storage.

Fast program capability is provided through the use of high speed Page Buffer Program.

Special OTP (One Time Program) block provides an area to store permanent code such as a unique number.

* ETOX is a trademark of Intel Corporation.

SHARP




		Table 1. Pin Descriptions
Symbol	Туре	Name and Function
A ₀ -A ₂₁	INPUT	ADDRESS INPUTS: Inputs for addresses. 64M: A ₀ -A ₂₁
DQ ₀ -DQ ₁₅	INPUT/ OUTPUT	DATA INPUTS/OUTPUTS: Inputs data and commands during CUI (Command User Interface) write cycles, outputs data during memory array, status register, query code, identifier code and partition configuration register code reads. Data pins float to high-impedance (High Z) when the chip or outputs are deselected. Data is internally latched during an erase or program cycle.
CE#	INPUT	CHIP ENABLE: Activates the device's control logic, input buffers, decoders and sense amplifiers. CE#-high (V_{IH}) deselects the device and reduces power consumption to standby levels.
RST#	INPUT	RESET: When low (V_{IL}), RST# resets internal automation and inhibits write operations which provides data protection. RST#-high (V_{IH}) enables normal operation. After power-up or reset mode, the device is automatically set to read array mode. RST# must be low during power-up/down.
OE#	INPUT	OUTPUT ENABLE: Gates the device's outputs during a read cycle.
WE#	INPUT	WRITE ENABLE: Controls writes to the CUI and array blocks. Addresses and data are latched on the rising edge of CE# or WE# (whichever goes high first).
WP#	INPUT	WRITE PROTECT: When WP# is V_{IL} , locked-down blocks cannot be unlocked. Erase or program operation can be executed to the blocks which are not locked and not locked-down. When WP# is V_{IH} , lock-down is disabled.
V _{PP}	INPUT/SUPPLY	MONITORING POWER SUPPLY VOLTAGE: V _{PP} is not used for power supply pin. With V _{PP} \leq V _{PPLK} , block erase, full chip erase, (page buffer) program or OTP program cannot be executed and should not be attempted. Applying 9.5V±0.5V to V _{PP} provides fast erasing or fast programming mode. In this mode, V _{PP} is power supply pin. Applying 9.5V±0.5V to V _{PP} during erase/program can only be done for a maximum of 1,000 cycles on each block. V _{PP} may be connected to 9.5V±0.5V for a total of 80 hours maximum. Use of this pin at 9.5V beyond these limits may reduce block cycling capability or cause permanent damage.
V _{CC}	SUPPLY	DEVICE POWER SUPPLY (2.7V-3.6V): With $V_{CC} \leq V_{LKO}$, all write attempts to the flash memory are inhibited. Device operations at invalid V_{CC} voltage (see DC Characteristics) produce spurious results and should not be attempted.
V _{CCQ}	SUPPLY	INPUT/OUTPUT POWER SUPPLY (2.7V-3.6V): Power supply for all input/output pins.
GND	SUPPLY	GROUND: Do not float any ground pins.

LHF64FH8

	-			1							
			THEN T	THE MO	DES ALL	OWED IN	THE OTI	HER PAI	RTITION I	S:	
IF ONE PARTITION IS:	Read Array	Read ID/OTP	Read Status	Read Query	Word Program	Page Buffer Program	OTP Program	Block Erase	Full Chip Erase	Program Suspend	Block Erase Suspend
Read Array	Х	X	Х	Х	Х	Х		Х		Х	Х
Read ID/OTP	Х	X	Х	Х	Х	X		Х		Х	X
Read Status	Х	X	Х	Х	Х	Х	Х	Х	X	Х	X
Read Query	Х	X	Х	Х	Х	Х		Х		Х	Х
Word Program	Х	Х	Х	Х							Х
Page Buffer Program	Х	Х	Х	X							Х
OTP Program			Х								
Block Erase	Х	Х	Х	Х							
Full Chip Erase			Х								
Program Suspend	Х	X	Х	X							Х
Block Erase Suspend	Х	Х	Х	X	X	Х				Х	

Table 2. Simultaneous Operation Modes Allowed with Four $Planes^{(1, 2)}$

NOTES:

1. "X" denotes the operation available.

2. Configurative Partition Dual Work Restrictions:

Status register reflects partition state, not WSM (Write State Machine) state - this allows a status register for each partition. Only one partition can be erased or programmed at a time - no command queuing. Commands must be written to an address within the block targeted by that command.

LHF64FH8

	BLO		ADDRESS RA 3ff000h - 3fffffh
	134 133	4K-WORD 4K-WORD	3FE000H - 3FEFFFH
	132	4K-WORD	3FD000H - 3FDFFFH
	131	4K-WORD	3FC000H - 3FCFFFH
	130	4K-WORD	3FB000H - 3FBFFFH
	129	4K-WORD 4K-WORD	3FA000H - 3FAFFFH 3F9000H - 3F9FFFH
	128 127	4K-WORD 4K-WORD	3F8000H - 3F8FFFH
	126	32K-WORD	3F0000H - 3F7FFFH
	125	32K-WORD	3E8000H - 3EFFFFH
Ê	124	32K-WORD	3E0000H - 3E7FFFH
Z.	123	32K-WORD	3D8000H - 3DFFFFH
Ą	122 121	32K-WORD 32K-WORD	3D0000H - 3D7FFFH 3C8000H - 3CFFFFH
Ы	121	32K-WORD	3C0000H - 3C7FFFH
R	119	32K-WORD	3B8000H - 3BFFFFH
H	118	32K-WORD	3B0000H - 3B7FFFH
È	117	32K-WORD	3A8000H - 3AFFFFH
PLANE3 (PARAMETER PLANE)	116	32K-WORD	3A0000H - 3A7FFFH
8	115	32K-WORD	398000H - 39FFFFH
F	114 113	32K-WORD 32K-WORD	390000H - 397FFFH 388000H - 38FFFFH
Ð	112	32K-WORD	380000H - 387FFFH
3	111	32K-WORD	378000H - 37FFFFH
۳	110	32K-WORD	370000H - 377FFFH
Z	109	32K-WORD	368000H - 36FFFFH
Ц	108	32K-WORD	360000H - 367FFFH
	107	32K-WORD	358000H - 35FFFFH
	106	32K-WORD 32K-WORD	350000H - 357FFFH 348000H - 34FFFFH
	103	32K-WORD	340000H - 347FFFH
	103	32K-WORD	338000H - 33FFFFH
	102	32K-WORD	330000H - 337FFFH
	101	32K-WORD	328000H - 32FFFFH
	100	32K-WORD	320000H - 327FFFH
	99	32K-WORD	318000H - 31FFFFH
	<u>98</u> 97	32K-WORD 32K-WORD	310000H - 317FFFH 308000H - 30FFFFH
	96	32K-WORD	300000H - 307FFFH
	05		
	95 94	32K-WORD 32K-WORD	2F8000H - 2FFFFFH 2F0000H - 2F7FFFH
	94	32K-WORD 32K-WORD	2E8000H - 2EFFFFH
	92	32K-WORD	2E0000H - 2E7FFFH
	91	32K-WORD	2D8000H - 2DFFFFH
	90	32K-WORD	2D0000H - 2D7FFFH
	89	32K-WORD	2C8000H - 2CFFFFH
	88	32K-WORD	2C0000H - 2C7FFFH
	87	32K-WORD	2B8000H - 2BFFFFH
(j)			
NE)	86 85	32K-WORD	
ANE)	85	32K-WORD	2A8000H - 2AFFFFH
PLANE)			2A8000H - 2AFFFFH
1 PLANE)	85 84	32K-WORD 32K-WORD	2A8000H - 2AFFFH 2A0000H - 2A7FFFH 298000H - 29FFFFH 290000H - 297FFFH
RM PLANE)	85 84 83	32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD	2A8000H - 2AFFFF 2A0000H - 2A7FFFF 298000H - 29FFFFH 290000H - 297FFFH 288000H - 28FFFFH
ORM PLANE)	85 84 83 82 81 80	32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD	2A8000H - 2AFFFF 2A0000H - 2A7FFFF 298000H - 29FFFFH 290000H - 297FFFH 288000H - 287FFFH 280000H - 287FFFH
IFORM PLANE)	85 84 83 82 81 80 79	32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD	2A8000H - 2AFFFF 2A0000H - 2A7FFFF 298000H - 29FFFFH 290000H - 297FFFH 288000H - 287FFFH 288000H - 287FFFH 280000H - 287FFFH
JNIFORM PLANE)	85 84 83 82 81 80 79 78	32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD	2A8000H - 2AFFFF 2A0000H - 2A7FFFF 298000H - 29FFFFH 290000H - 29FFFFH 288000H - 287FFFH 288000H - 287FFFH 280000H - 287FFFH 270000H - 277FFFH
(UNIFORM PLANE)	85 84 83 82 81 80 79 78 77	32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD	2A8000H - 2AFFFF 2A0000H - 2A7FFFF 298000H - 29FFFFH 298000H - 297FFFH 288000H - 287FFFH 280000H - 287FFFH 280000H - 277FFFFH 278000H - 277FFFFH 268000H - 26FFFFH
32 (UNIFORM PLANE)	85 84 83 82 81 80 79 78 77 76	32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD	2A8000H - 2AFFFF 2A0000H - 2A7FFFF 298000H - 29FFFFH 298000H - 297FFFH 288000H - 287FFFH 280000H - 287FFFH 278000H - 277FFFH 278000H - 277FFFH 268000H - 267FFFH 260000H - 267FFFH
NE2 (UNIFORM PLANE)	85 84 83 82 81 80 79 78 77 76 75	32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD	2A8000H - 2AFFFF 2A0000H - 2A7FFFF 298000H - 29FFFFH 298000H - 29FFFH 288000H - 297FFFH 280000H - 287FFFH 278000H - 27FFFFH 278000H - 277FFFH 268000H - 267FFFH 258000H - 25FFFFH
ANE2 (UNIFORM PLANE)	85 84 83 82 81 80 79 78 77 76	32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD	2A8000H - 2AFFFF 2A0000H - 2A7FFFF 298000H - 29FFFFH 298000H - 297FFFH 288000H - 28FFFFH 280000H - 287FFFH 278000H - 277FFFF 278000H - 277FFFF 268000H - 267FFFH 260000H - 267FFFH
PLANE2 (UNIFORM PLANE)	85 84 83 82 81 80 79 78 77 76 75 74	32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD	2A8000H - 2AFFFF 2A0000H - 2A7FFFH 298000H - 29FFFFH 298000H - 29FFFFH 288000H - 29FFFFH 288000H - 28FFFFH 278000H - 287FFFH 270000H - 277FFFH 26000H - 267FFFH 268000H - 257FFFH 258000H - 257FFFH
PLANE2 (UNIFORM PLANE)	85 84 83 82 81 80 79 78 77 76 75 74 73	32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD	2A8000H - 2AFFFF 2A0000H - 29FFFFH 298000H - 29FFFFH 298000H - 29FFFFH 288000H - 29FFFFH 288000H - 28FFFFH 278000H - 287FFFH 270000H - 277FFFH 268000H - 26FFFFH 260000H - 267FFFH 258000H - 257FFFH 258000H - 257FFFH 248000H - 24FFFFH
PLANE2 (UNIFORM PLANE)	85 84 83 82 81 80 79 78 77 76 75 74 73 72 71 70	32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD	2A8000H - 2AFFFF 2A0000H - 2A7FFFF 298000H - 29FFFFH 288000H - 29FFFH 288000H - 29FFFH 280000H - 287FFFH 278000H - 27FFFH 278000H - 27FFFH 268000H - 267FFFH 268000H - 267FFFH 258000H - 25FFFFH 250000H - 25FFFFH 248000H - 247FFFH 248000H - 23FFFFH 238000H - 237FFFH
PLANE2 (UNIFORM PLANE)	85 84 83 82 81 80 79 78 77 76 75 74 73 72 71 70 69	32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD	2A8000H - 2AFFFF 2A0000H - 2A7FFFH 298000H - 29FFFFH 298000H - 29FFFFH 288000H - 297FFFH 288000H - 287FFFH 278000H - 277FFFH 270000H - 277FFFH 260000H - 267FFFH 260000H - 267FFFH 258000H - 257FFFH 248000H - 247FFFH 248000H - 247FFFH 238000H - 237FFFH 238000H - 237FFFH 238000H - 237FFFH
PLANE2 (UNIFORM PLANE)	85 84 83 82 81 80 79 78 77 76 75 74 73 72 71 70 69 68	32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD	290000H - 297FFFH 288000H - 287FFFH 28000H - 287FFFH 278000H - 287FFFH 278000H - 277FFFH 268000H - 267FFFH 268000H - 267FFFH 258000H - 267FFFH 258000H - 257FFFH 248000H - 247FFFH 248000H - 247FFFH 238000H - 237FFFH 238000H - 237FFFH 228000H - 227FFFH 220000H - 227FFFH
PLANE2 (UNIFORM PLANE)	85 84 83 82 81 80 77 76 75 74 73 70 69 68 67	32K-WORD 32K-WORD	2A8000H - 2AFFFF 2A0000H - 29FFFFH 298000H - 29FFFFH 298000H - 29FFFFH 288000H - 29FFFFH 288000H - 28FFFFH 280000H - 287FFFH 270000H - 277FFFH 260000H - 277FFFH 260000H - 267FFFH 258000H - 257FFFH 258000H - 257FFFH 248000H - 247FFFH 238000H - 237FFFH 238000H - 237FFFH 228000H - 227FFFH 228000H - 227FFFH 218000H - 21FFFFH
PLANE2 (UNIFORM PLANE)	85 84 83 82 81 80 79 78 77 76 75 74 73 72 71 70 69 68	32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD	2A8000H - 2AFFFF 2A0000H - 2A7FFFH 298000H - 297FFFH 298000H - 297FFFH 288000H - 297FFFH 288000H - 287FFFH 278000H - 287FFFH 270000H - 277FFFH 260000H - 267FFFH 260000H - 267FFFH 250000H - 257FFFH 248000H - 247FFFH 248000H - 247FFFH 238000H - 237FFFH 238000H - 237FFFH 228000H - 227FFFH 220000H - 227FFFH

	63	OCK NUMBE	R ADDRESS RANGI
	62	32K-WORD	1F0000H - 1F7FFFH
	61	32K-WORD	1E8000H - 1EFFFFH
	60	32K-WORD	1E0000H - 1E7FFFH
	59	32K-WORD	1D8000H - 1DFFFFH
	58	32K-WORD	1D0000H - 1D7FFFH
	57	32K-WORD	1C8000H - 1CFFFH
	56	32K-WORD	1C0000H - 1C7FFFH
ш	55 54	32K-WORD	1B8000H - 1BFFFFH 1B0000H - 1B7FFFH
PLANE1 (UNIFORM PLANE)	53	32K-WORD 32K-WORD	1A8000H - 1AFFFFH
Ą	52	32K-WORD	1A0000H - 1A7FFFH
Ы	51	32K-WORD	198000H - 19FFFFH
5	50	32K-WORD	190000H - 197FFFH
2	49	32K-WORD	188000H - 18FFFFH
ō	48	32K-WORD	180000H - 187FFFH
H	47	32K-WORD	178000H - 17FFFFH
Z	46	32K-WORD	170000H - 177FFFH
5	45	32K-WORD	168000H - 16FFFFH
Ξ	44	32K-WORD	160000H - 167FFFH
Ψ	43	32K-WORD	158000H - 15FFFFH
F	42	32K-WORD	150000H - 157FFFH
Ľ.	41 40	32K-WORD	148000H - 14FFFFH 140000H - 147FFFH
Д	39	32K-WORD 32K-WORD	138000H - 13FFFFH
	38	32K-WORD	130000H - 137FFFH
	37	32K-WORD	128000H - 12FFFFH
	36	32K-WORD	120000H - 127FFFH
	35	32K-WORD	118000H - 11FFFFH
	34	32K-WORD	110000H - 117FFFH
	33	32K-WORD	108000H - 10FFFFH
	32	32K-WORD	100000H - 107FFFH
	31	32K-WORD	0F8000H - 0FFFFFH
	30	32K-WORD	0F0000H - 0F7FFFH
	29	32K-WORD	0E8000H - 0EFFFH
	28	32K-WORD	0E0000H - 0E7FFH
	27	32K-WORD	0D8000H - 0DFFFFH
	26 25	32K-WORD 32K-WORD	0D0000H - 0D7FFFH 0C8000H - 0CFFFFH
	23	32K-WORD	0C0000H - 0C7FFFH
	23	32K-WORD	0B8000H - 0BFFFFH
Ξ	22	32K-WORD	0B0000H - 0B7FFFH
Z	21	32K-WORD	0A8000H - 0AFFFFH
Ą	20	32K-WORD	0A0000H - 0A7FFFH
Ы	19	32K-WORD	098000H - 09FFFFH
FORM PLANE)	18	32K-WORD	090000H - 097FFFH
2	17	32K-WORD	088000H - 08FFFFH
ō	16	32K-WORD	080000H - 087FFFH
	15	32K-WORD	078000H - 07FFFFH
Z	14	32K-WORD	070000H - 077FFFH
Э	13	32K-WORD	068000H - 06FFFFH
õ	12	32K-WORD	060000H - 067FFFH 058000H - 05FFFFH
Ë	11 10	32K-WORD 32K-WORD	050000H - 057FFFH
7	9	32K-WORD	048000H - 04FFFFH
PLANE0 (UNI	8	32K-WORD	040000H - 047FFFH
Р	7	32K-WORD	038000H - 03FFFFH
	6	32K-WORD	030000H - 037FFFH
	5	32K-WORD	028000H - 02FFFFH
	4	32K-WORD	020000H - 027FFFH
	3	32K-WORD	018000H - 01FFFFH
	2	32K-WORD	010000H - 017FFFH
	1	32K-WORD	008000H - 00FFFFH
	0	32K-WORD	000000H - 007FFFH

Figure 2. Memory Map (Top Parameter)

,	Table 3. Identifier Codes and OTP Addre	ss for Read Operation		
	Code	Address [A ₁₅ -A ₀]	Data [DQ ₁₅ -DQ ₀]	Notes
Manufacturer Code	Manufacturer Code	0000H	00B0H	1
Device Code	Top Parameter Device Code	0001H	00B2H	1, 2
Block Lock Configuration	Block is Unlocked		$DQ_0 = 0$	3
Code	Block is Locked	Block Address	$DQ_0 = 1$	3
	Block is not Locked-Down	+ 2	$DQ_1 = 0$	3
	Block is Locked-Down		DQ ₁ = 1	3
Device Configuration Code	Partition Configuration Register	0006Н	PCRC	1, 4
OTP	OTP Lock	0080H	OTP-LK	1, 5
	OTP	0081-0088H	OTP	1, 6

NOTES:

1. The address A_{21} - A_{16} are shown in below table for reading the manufacturer code, device code,

device configuration code and OTP data.

- 2. Top parameter device has its parameter blocks in the plane3 (The highest address).
- 3. Block Address = The beginning location of a block address within the partition to which the Read Identifier Codes/OTP command (90H) has been written.
- DQ_{15} - DQ_2 are reserved for future implementation.
- 4. PCRC=Partition Configuration Register Code.
- 5. OTP-LK=OTP Block Lock configuration.

6. OTP=OTP Block data.

Partition C	Configuration I	Register ⁽²⁾	Address (64M-bit device)
PCR.10	PCR.9	PCR.8	[A ₂₁ -A ₁₆]
0	0	0	00H
0	0	1	00H or 10H
0	1	0	00H or 20H
1	0	0	00H or 30H
0	1	1	00H or 10H or 20H
1	1	0	00H or 20H or 30H
1	0	1	00H or 10H or 30H
1	1	1	00H or 10H or 20H or 30H

Table 4. Identifier Codes and OTP Address for Read Operation on Partition Configuration⁽¹⁾ (64M-bit device)

NOTES:

1. The address to read the identifier codes or OTP data is dependent on the partition which is selected when writing the Read Identifier Codes/OTP command (90H).

2. Refer to Table 12 for the partition configuration register.

Customer Programmable Area
Factory Programmed Area
Reserved for Future Implementation (DQ15-DQ2)

Figure 3. OTP Block Address Map for OTP Program (The area outside 80H~88H cannot be used.)

			Table 5.	Bus Oper	ation			
Mode	Notes	RST#	CE#	OE#	WE#	Address	V _{PP}	DQ ₀₋₁₅
Read Array	6	V _{IH}	V _{IL}	V _{IL}	V _{IH}	X	Х	D _{OUT}
Output Disable		V _{IH}	V _{IL}	V _{IH}	V _{IH}	Х	Х	High Z
Standby		V _{IH}	V _{IH}	Х	Х	Х	Х	High Z
Reset	3	V _{IL}	Х	Х	Х	Х	Х	High Z
Read Identifier Codes/OTP	6	V _{IH}	V _{IL}	V _{IL}	V _{IH}	See Table 3 and Table 4	Х	See Table 3 and Table 4
Read Query	6,7	V _{IH}	V _{IL}	V _{IL}	V _{IH}	See Appendix	Х	See Appendix
Write	4,5,6	V _{IH}	V _{IL}	V _{IH}	V _{IL}	X	Х	D _{IN}

Table 5 Bus Operation $^{(1,2)}$

NOTES:

1. Refer to DC Characteristics. When $V_{PP} \leq V_{PPLK}$, memory contents can be read, but cannot be altered. 2. X can be V_{IL} or V_{IH} for control pins and addresses, and V_{PPLK} or $V_{PPH1/2}$ for V_{PP} . See DC Characteristics for V_{PPLK} and V_{PPH1/2} voltages.

- 3. RST# at GND±0.2V ensures the lowest power consumption.
- 4. Command writes involving block erase, full chip erase, (page buffer) program or OTP program are reliably executed when $V_{PP}=V_{PPH1/2}$ and $V_{CC}=2.7V-3.6V$. 5. Refer to Table 6 for valid D_{IN} during a write operation.
- 6. Never hold OE# low and WE# low at the same timing.
- 7. Refer to Appendix of LH28F640BF series for more information about query code.

	10		Jonnanu	Definitions				
	Bus		I	First Bus Cyc	ele	Se	econd Bus C	ycle
Command	Cycles Req'd	2		Addr ⁽²⁾	Data	Oper ⁽¹⁾	Addr ⁽²⁾	Data ⁽³⁾
Read Array	1		Write	PA	FFH			
Read Identifier Codes/OTP	≥ 2	4	Write	PA	90H	Read	IA or OA	ID or OD
Read Query	≥2	4	Write	PA	98H	Read	QA	QD
Read Status Register	2		Write	PA	70H	Read	PA	SRD
Clear Status Register	1		Write	PA	50H			
Block Erase	2	5	Write	BA	20H	Write	BA	D0H
Full Chip Erase	2	5,9	Write	Х	30H	Write	Х	D0H
Program	2	5,6	Write	WA	40H or 10H	Write	WA	WD
Page Buffer Program	≥4	5,7	Write	WA	E8H	Write	WA	N-1
Block Erase and (Page Buffer) Program Suspend	1	8,9	Write	PA	B0H			
Block Erase and (Page Buffer) Program Resume	1	8,9	Write	PA	D0H			
Set Block Lock Bit	2		Write	BA	60H	Write	BA	01H
Clear Block Lock Bit	2	10	Write	BA	60H	Write	BA	D0H
Set Block Lock-down Bit	2		Write	BA	60H	Write	BA	2FH
OTP Program	2	9	Write	OA	СОН	Write	OA	OD
Set Partition Configuration Register	2		Write	PCRC	60H	Write	PCRC	04H

Table 6. Command Definitions⁽¹¹⁾

NOTES:

1. Bus operations are defined in Table 5.

2. All addresses which are written at the first bus cycle should be the same as the addresses which are written at the second bus cycle.

X=Any valid address within the device.

PA=Address within the selected partition.

IA=Identifier codes address (See Table 3 and Table 4).

QA=Query codes address. Refer to Appendix of LH28F640BF series for details.

BA=Address within the block being erased, set/cleared block lock bit or set block lock-down bit.

WA=Address of memory location for the Program command or the first address for the Page Buffer Program command. OA=Address of OTP block to be read or programmed (See Figure 3).

PCRC=Partition configuration register code presented on the address A₀-A₁₅.

3. ID=Data read from identifier codes. (See Table 3 and Table 4).

QD=Data read from query database. Refer to Appendix of LH28F640BF series for details.

SRD=Data read from status register. See Table 10 for a description of the status register bits.

WD=Data to be programmed at location WA. Data is latched on the rising edge of WE# or CE# (whichever goes high first) during command write cycles.

OD=Data within OTP block. Data is latched on the rising edge of WE# or CE# (whichever goes high first) during command write cycles.

N-1=N is the number of the words to be loaded into a page buffer.

4. Following the Read Identifier Codes/OTP command, read operations access manufacturer code, device code, block lock configuration code, partition configuration register code and the data within OTP block (See Table 3 and Table 4). The Read Query command is available for reading CFI (Common Flash Interface) information.

- 5. Block erase, full chip erase or (page buffer) program cannot be executed when the selected block is locked. Unlocked block can be erased or programmed when RST# is V_{IH} .
- 6. Either 40H or 10H are recognized by the CUI (Command User Interface) as the program setup.
- 7. Following the third bus cycle, input the program sequential address and write data of "N" times. Finally, input the any valid address within the target block to be programmed and the confirm command (D0H). Refer to Appendix of



LH28F640BF series for details.

SHAR

- 8. If the program operation in one partition is suspended and the erase operation in other partition is also suspended, the suspended program operation should be resumed first, and then the suspended erase operation should be resumed next.
- 9. Full chip erase and OTP program operations can not be suspended. The OTP Program command can not be accepted while the block erase operation is being suspended.
- 10. Following the Clear Block Lock Bit command, block which is not locked-down is unlocked when WP# is VIL. When WP# is V_{IH} , lock-down bit is disabled and the selected block is unlocked regardless of lock-down configuration. 11. Commands other than those shown above are reserved by SHARP for future device implementations and should not be
- used.

		(2)			
State	WP#	$\mathrm{DQ}_1^{(1)}$	$DQ_0^{(1)}$	State Name	Erase/Program Allowed ⁽²⁾
[000]	0	0	0	Unlocked	Yes
[001] ⁽³⁾	0	0	1	Locked	No
[011]	0	1	1	Locked-down	No
[100]	1	0	0	Unlocked	Yes
[101] ⁽³⁾	1	0	1	Locked	No
[110] ⁽⁴⁾	1	1	0	Lock-down Disable	Yes
[111]	1	1	1	Lock-down Disable	No

Table 7. Functions of Block Lock ⁽⁵⁾	and Block Lock-Down
---	---------------------

NOTES:

1. $DQ_0=1$: a block is locked; $DQ_0=0$: a block is unlocked.

 $DQ_1=1$: a block is locked-down; $DQ_1=0$: a block is not locked-down.

2. Erase and program are general terms, respectively, to express: block erase, full chip erase and (page buffer) program operations.

3. At power-up or device reset, all blocks default to locked state and are not locked-down, that is, [001] (WP#=0) or [101] (WP#=1), regardless of the states before power-off or reset operation.

4. When WP# is driven to V_{IL} in [110] state, the state changes to [011] and the blocks are automatically locked.

5. OTP (One Time Program) block has the lock function which is different from those described above.

	Curren	t State		Result after I	Result after Lock Command Written (Next State)				
State	WP#	DQ ₁	DQ ₀	Set Lock ⁽¹⁾	Clear Lock ⁽¹⁾	Set Lock-down ⁽¹⁾			
[000]	0	0	0	[001]	No Change	[011] ⁽²⁾			
[001]	0	0	1	No Change ⁽³⁾	[000]	[011]			
[011]	0	1	1	No Change	No Change	No Change			
[100]	1	0	0	[101]	No Change	[111] ⁽²⁾			
[101]	1	0	1	No Change	[100]	[111]			
[110]	1	1	0	[111]	No Change	[111] ⁽²⁾			
[111]	1	1	1	No Change	[110]	No Change			

Table 8. Block Locking State Transitions upon Command Write⁽⁴⁾

NOTES:

1. "Set Lock" means Set Block Lock Bit command, "Clear Lock" means Clear Block Lock Bit command and "Set Lock-down" means Set Block Lock-Down Bit command.

2. When the Set Block Lock-Down Bit command is written to the unlocked block ($DQ_0=0$), the corresponding block is locked-down and automatically locked at the same time.

3. "No Change" means that the state remains unchanged after the command written.

4. In this state transitions table, assumes that WP# is not changed and fixed V_{IL} or V_{IH} .

		-			-		
Due in State		Current S	State		Result after WP# Transition (Next State)		
Previous State	State	WP#	DQ ₁	DQ ₀	WP#= $0 \rightarrow 1^{(1)}$	WP#= $1 \rightarrow 0^{(1)}$	
-	[000]	0	0	0	[100]	-	
-	[001]	0	0	1	[101]	-	
[110] ⁽²⁾	[011]	0	1	1	[110]	-	
Other than [110] ⁽²⁾					[111]	-	
-	[100]	1	0	0	-	[000]	
-	[101]	1	0	1	-	[001]	
-	[110]	1	1	0	-	[011] ⁽³⁾	
-	[111]	1	1	1	-	[011]	

Table 9. Block Locking State Transitions upon WP# Transition⁽⁴⁾

NOTES:

1. "WP#=0 \rightarrow 1" means that WP# is driven to V_{IH} and "WP#=1 \rightarrow 0" means that WP# is driven to V_{IL}.

2. State transition from the current state [011] to the next state depends on the previous state.

3. When WP# is driven to V_{IL} in [110] state, the state changes to [011] and the blocks are automatically locked.

4. In this state transitions table, assumes that lock configuration commands are not written in previous, current and next state.

R	R	R	R	R	R	R	R
15	14	13	12	11	10	9	8
WSMS	BESS	BEFCES	PBPOPS	VPPS	PBPSS	DPS	R
7	6	5	4	3	2	1	0
ENHANCE	= RESERVED I EMENTS (R)				NOT	TES:	
SR.7 = WRITH1 = Ready0 = Busy	E STATE MACI	HINE STATUS	(WSMS)	(Write State M be occupied by	indicates the sta achine). Even if the other partiti s configuration.	the SR.7 is "1".	, the WSM m
1 = Block	CK ERASE SUS Erase Suspende Erase in Progre	ed	S (BESS)		determine bloc n or OTP progra R.7="0".		
STAT = Error i $0 = Succes$	CK ERASE ANI TUS (BEFCES) in Block Erase o ssful Block Eras	or Full Chip Era se or Full Chip I	se	erase, (page b block lock-do	nd SR.4 are "1" uffer) program, wn bit, set pa proper command	set/clear bloc rtition configu	k lock bit, s ration regis
OTP $1 = Error$ $0 = Succes$	E BUFFER) PR(PROGRAM ST in (Page Buffer) ssful (Page Buff	CATUS (PBPOP Program or OT er) Program or	P Program	The WSM inte Block Erase, F Program com	provide a contin rrogates and ind ull Chip Erase, (nand sequences	licates the V _{PP} (Page Buffer) P s. SR.3 is not	level only af rogram or O' guaranteed
	TATUS (VPPS)			report accurate	feedback when	V _{PP} ≠V _{PPH1} , V	$_{\rm PPH2}$ or $V_{\rm PPL}$
$0 = V_{PP} O$ $SR.2 = (PAGI)$ $STAT$ $1 = (Page)$	OW Detect, Ope K E BUFFER) PR TUS (PBPSS) Buffer) Progran Buffer) Progran	OGRAM SUSP 1 Suspended		bit. The WSM Erase, Full C Program com depending on t set. Reading th	provide a contin interrogates the hip Erase, (Pag mand sequence he attempted op he block lock con- ttifier Codes/OT	block lock bit of ge Buffer) Pro- es. It informs eration, if the b nfiguration cod	only after Blo ogram or O s the syste block lock bit es after writi
1 = Erase	CE PROTECT S or Program Atte ed Block, Operat	empted on a			nd SR.0 are rese when polling th		



R	R	R	R	R	R	R	R
15	14	13	12	11	10	9	8
SMS	R	R	R	R	R	R	R
7	6	5	4	3	2	1	0
SR.7 = STA 1 = Page 0 = Page	EMENTS (R) TE MACHINE S Buffer Program a Buffer Program n ESERVED FOR FU	vailable ot available		XSR.7="1" inc If XSR.7 is "0" Buffer Program check if page b XSR.15-8 and should be ma	Page Buffer licates that the e , the command in n command (E8 uffer is available XSR.6-0 are sked out when	entered commu- s not accepted BH) should be e or not. reserved for	and is accepte and a next Pag issued again future use an

		Table 12. I	Partition Config	guration Re	gist	er Definition				
R	R	R	R	R		PC2	PC1	PC0		
15	14	13	12	11		10	9	8		
R	R	R	R	R		R	R	R		
7	6	5	4	3		2	1	0		
PCR.10-8 = Pia $000 = Noi$ $001 = Pia$ $(defau)$ $010 = Pia$ $010 = Pia$ $(defau)$ $011 = Pia$ $three$ $opera$ $110 = Pia$ $three$ $opera$ $101 = Pia$ $three$	 PCR.15-11 = RESERVED FOR FUTURE ENHANCEMENTS (R) PCR.10-8 = PARTITION CONFIGURATION (PC2-0) 000 = No partitioning. Dual Work is not allowed. 001 = Plane1-3 are merged into one partition. (default in a bottom parameter device) 010 = Plane 0-1 and Plane2-3 are merged into one partition respectively. 100 = Plane 0-2 are merged into one partition. (default in a top parameter device) 					See Figure 4 for the detail on partition configuration.				
PC2 PC1 PC0	PARTITION	ING FOR DUA	L WORK	PC2 PC1 F	PC0	PARTITION	ING FOR DU	AL WORK		
0 0 0		ARTITION0	PLANEO	0 1	1		V2 PARTITION	NI PARTITIONO		
0 0 1		LI INOILI	PARTITION0	1 1	0	PARTITION2 PAR	TITION1 PAR	00000000000000000000000000000000000000		
0 1 0	PARTITIOI	PLANE2	DIANEO	1 0	1		ARTITION1	PARTITION0		
1 0 0	PARTITION1	PARTITIO	00 brane0	1 1		PARTITION3 PARTI	TION2 PARTITIC	001 PARTITION DN1 PARTITION DI L		
		F	Figure 4. Partit	ion Configu	ırati	ion				

1 Electrical Specifications	*WARNI
1.1 Absolute Maximum Ratings*	-
Operating Temperature	1
During Read, Erase and Program40°C to +85°C $^{(1)}$	NOTES:
Storage Temperature During under Bias40°C to +85°C During non Bias65°C to +125°C	1. Opera produc 2. All s Minim and -0
Voltage On Any Pin	this le Maxin
(except V _{CC} and V _{PP})0.5V to V _{CC} +0.5V $^{(2)}$	V _{CC} +0 V _{CC} +2
V_{CC} and V_{CCQ} Supply Voltage0.2V to +3.9V $^{(2)}$	3. Maxi +11.0 4. V _{PP}
V_{PP} Supply Voltage0.2V to +10.0V ^(2, 3, 4)	Apply can be main b
Output Short Circuit Current 100mA ⁽⁵⁾	V _{PP} m hours 5. Outpu than o

ING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

•

- rating temperature is for extended temperature act defined by this specification.
- specified voltages are with respect to GND. mum DC voltage is -0.5V on input/output pins 0.2V on V_{CC} and V_{PP} pins. During transitions, evel may undershoot to -2.0V for periods <20ns. mum DC voltage on input/output pins is -0.5V which, during transitions, may overshoot to -2.0V for periods <20ns.
- imum DC voltage on V_{PP} may overshoot to)V for periods <20ns.
- erase/program voltage is normally 2.7V-3.6V. ying 9.0V-10.0V to V_{PP} during erase/program be done for a maximum of 1,000 cycles on the blocks and 1,000 cycles on the parameter blocks. may be connected to 9.0V-10.0V for a total of 80 maximum.
- ut shorted for no more than one second. No more one output shorted at a time.


Parameter Symbol Min. Unit Notes Typ. Max. **Operating Temperature** T_A °C -40 +25+85V_{CC} Supply Voltage V_{CC} 2.7 3.0 V 1 3.6 I/O Supply Voltage V_{CCO} 2.7 3.0 3.6 V 1 V_{PP} Voltage when Used as a Logic Control V_{PPH1} V 1.65 3.0 1 3.6 V_{PP} Supply Voltage 9.5 V 1, 2 V_{PPH2} 9.0 10.0 Main Block Erase Cycling: V_{PP}=V_{PPH1} 100,000 Cycles Parameter Block Erase Cycling: V_{PP}=V_{PPH1} 100,000 Cycles Main Block Erase Cycling: VPP=VPPH2, 80 hrs. 1,000 Cycles Parameter Block Erase Cycling: VPP=VPPH2, 80 hrs. 1,000 Cycles Maximum V_{PP} hours at V_{PPH2} 80 Hours

1.2 Operating Conditions

NOTES:

1. See DC Characteristics tables for voltage range-specific specification.

2. Applying V_{PP} =9.0V-10.0V during a erase or program can be done for a maximum of 1,000 cycles on the main blocks and 1,000 cycles on the parameter blocks. A permanent connection to $V_{PP}=9.0V-10.0V$ is not allowed and can cause damage to the device.



1.2.3 DC Characteristics

V_{CC}=2.7V-3.6V

Symbol	Paran	neter	Notes	Min.	Тур.	Max.	Unit	Test Conditions	
I _{LI}	Input Load Current		1	-1.0		+1.0	μΑ	V _{CC} =V _{CC} Max.,	
I _{LO}	Output Leakage Cur	1	-1.0		+1.0	μΑ	V _{CCQ} =V _{CCQ} Max., V _{IN} /V _{OUT} =V _{CCQ} or GND		
I _{CCS}	V _{CC} Standby Curren	1,8		4	20	μΑ	$V_{CC}=V_{CC}Max.,$ $CE\#=RST\#=$ $V_{CCQ}\pm0.2V,$ $WP\#=V_{CCQ} \text{ or } GND$		
I _{CCAS}	V _{CC} Automatic Pow	1,4,8		4	20	μΑ	V _{CC} =V _{CC} Max., CE#=GND±0.2V, WP#=V _{CCQ} or GND		
I _{CCD}	V _{CC} Reset Current	1,8		4	20	μΑ	RST#=GND±0.2V		
T	Average V _{CC} Read Current Normal Mode		1,7,8		15	25	mA	V _{CC} =V _{CC} Max., CE#=V _{IL} ,	
I _{CCR}	Average V _{CC} Read Current Page Mode	8 Word Read	1,7,8		5	10	mA	OE#=V _{IH} , f=5MHz	
T	V _{CC} (Page Buffer) P	rogram Current	1,5,7,8		20	60	mA	V _{PP} =V _{PPH1}	
I _{CCW}	VCC (Lage Duller) I	Togram Current	1,5,7,8		10	20	mA	V _{PP} =V _{PPH2}	
Lasa	V _{CC} Block Erase, Fu	ıll Chip	1,5,7,8		10	30	mA	V _{PP} =V _{PPH1}	
I _{CCE}	Erase Current		1,5,7,8		4	10	mA	V _{PP} =V _{PPH2}	
I _{CCWS} I _{CCES}	V _{CC} (Page Buffer) P Block Erase Suspend	-	1,2,7,8		10	200	μΑ	CE#=V _{IH}	
I _{PPS} I _{PPR}	V _{PP} Standby or Read	d Current	1,6,7,8		2	5	μΑ	V _{PP} ≤V _{CC}	
I	V _{PP} (Page Buffer) P	rogram Current	1,5,6,7,8		2	5	μA	V _{PP} =V _{PPH1}	
I _{PPW}	v pp (I age Duller) I	logram Current	1,5,6,7,8		10	30	mA	V _{PP} =V _{PPH2}	
Inne	V _{PP} Block Erase, Fu	ll Chip	1,5,6,7,8		2	5	μΑ	V _{PP} =V _{PPH1}	
I _{PPE}	Erase Current		1,5,6,7,8		5	15	mA	V _{PP} =V _{PPH2}	
Indu-2	V _{PP} (Page Buffer) Pr	rogram	1,6,7,8		2	5	μΑ	V _{PP} =V _{PPH1}	
I _{PPWS}	Suspend Current		1,6,7,8		10	200	μΑ	V _{PP} =V _{PPH2}	
Index	V _{PP} Block Erase Sus	spend Current	1,6,7,8		2	5	μΑ	V _{PP} =V _{PPH1}	
I _{PPES}	• pp Dioek Erase Sus	pena Current	1,6,7,8		10	200	μΑ	V _{PP} =V _{PPH2}	

		V _{CC} =2	.7V-3.6V				
Symbol	Parameter	Notes	Min.	Тур.	Max.	Unit	Test Conditions
V _{IL}	Input Low Voltage	5	-0.4		0.4	V	
V _{IH}	Input High Voltage	5	2.4		V _{CCQ} + 0.4	V	
V _{OL}	Output Low Voltage	5			0.2	V	V _{CC} =V _{CC} Min., V _{CCQ} =V _{CCQ} Min., I _{OL} =100µA
V _{OH}	Output High Voltage	5	V _{CCQ} -0.2			V	V _{CC} =V _{CC} Min., V _{CCQ} =V _{CCQ} Min., I _{OH} =-100µA
V _{PPLK}	V _{PP} Lockout during Normal Operations	3,5,6			0.4	V	
V _{PPH1}	V _{PP} during Block Erase, Full Chip Erase, (Page Buffer) Program or OTP Program Operations	6	1.65	3.0	3.6	V	
V _{PPH2}	V _{PP} during Block Erase, Full Chip Erase, (Page Buffer) Program or OTP Program Operations	6	9.0	9.5	10.0	V	
V _{LKO}	V _{CC} Lockout Voltage		1.5			V	

DC Characteristics (Continued)

NOTES:

HAR

1. All currents are in RMS unless otherwise noted. Typical values are the reference values at V_{CC} =3.0V and T_A =+25°C unless V_{CC} is specified.

- 2. I_{CCWS} and I_{CCES} are specified with the device de-selected. If read or (page buffer) program is executed while in block erase suspend mode, the device's current draw is the sum of I_{CCES} and I_{CCR} or I_{CCW} . If read is executed while in (page buffer) program suspend mode, the device's current draw is the sum of I_{CCWS} and I_{CCR} .
- 3. Block erase, full chip erase, (page buffer) program and OTP program are inhibited when V_{PP}≤V_{PPLK}, and not guaranteed in the range between V_{PPLK}(max.) and V_{PPH1}(min.), between V_{PPH1}(max.) and V_{PPH2}(min.) and above V_{PPH2}(max.).
- 4. The Automatic Power Savings (APS) feature automatically places the device in power save mode after read cycle completion. Standard address access timings (t_{AVQV}) provide new data when addresses are changed.

5. Sampled, not 100% tested.

6. V_{PP} is not used for power supply pin. With V_{PP}≤V_{PPLK}, block erase, full chip erase, (page buffer) program and OTP program cannot be executed and should not be attempted.

Applying 9.5V±0.5V to V_{PP} provides fast erasing or fast programming mode. In this mode, V_{PP} is power supply pin and supplies the memory cell current for block erasing and (page buffer) programming. Use similar power supply trace widths and layout considerations given to the V_{CC} power bus.

Applying 9.5V \pm 0.5V to V_{PP} during erase/program can only be done for a maximum of 1,000 cycles on each block. V_{PP} may be connected to 9.5V \pm 0.5V for a total of 80 hours maximum.

7. The operating current in dual work is the sum of the operating current (read, erase, program) in each plane.

8. For all pins other than those shown in test conditions, input level is V_{CCQ} or GND.

1.2.4 AC Characteristics - Read-Only Operations⁽¹⁾

Symbol	Parameter	Notes	Min.	Max.	Unit
t _{AVAV}	Read Cycle Time		70		ns
t _{AVQV}	Address to Output Delay			70	ns
t _{ELQV}	CE# to Output Delay	3		70	ns
t _{APA}	Page Address Access Time			30	ns
t _{GLQV}	OE# to Output Delay	3		25	ns
t _{PHQV}	RST# High to Output Delay			150	ns
t _{EHQZ} , t _{GHQZ}	CE# or OE# to Output in High Z, Whichever Occurs First	2		25	ns
t _{ELQX}	CE# to Output in Low Z	2	0		ns
t _{GLQX}	OE# to Output in Low Z	2	0		ns
t _{OH}	Output Hold from First Occurring Address, CE# or OE# change	2	0		ns
t _{AVEL} , t _{AVGL}	Address Setup to CE#, OE# Going Low for Reading Status Register	4, 6	10		ns
t _{ELAX} , t _{GLAX}	Address Hold from CE#, OE# Going Low for Reading Status Register	5, 6	30		ns
t _{EHEL} , t _{GHGL}	CE#, OE# Pulse Width High for Reading Status Register	6	15		ns

$V_{CC}=2.7V-3.6V$, $T_{A}=-40^{\circ}C$ to $+85^{\circ}C$

NOTES:

1. See AC input/output reference waveform for timing measurements and maximum allowable input slew rate.


2. Sampled, not 100% tested.

3. OE# may be delayed up to t_{ELQV} — t_{GLQV} after the falling edge of CE# without impact to t_{ELQV}.
4. Address setup time (t_{AVEL}, t_{AVGL}) is defined from the falling edge of CE# or OE# (whichever goes low last).


5. Address hold time (t_{ELAX} , t_{GLAX}) is defined from the falling edge of CE# or OE# (whichever goes low last).

6. Specifications t_{AVEL} , t_{AVGL} , t_{ELAX} , t_{GLAX} and t_{EHEL} , t_{GHGL} for read operations apply to only status register read operations.














1.2.5 AC Characteristics - Write Operations^{(1), (2)}

Symbol	Parameter	Notes	Min.	Max.	Unit
t _{AVAV}	Write Cycle Time		70		ns
t _{PHWL} (t _{PHEL})	RST# High Recovery to WE# (CE#) Going Low	3	150		ns
$t_{\rm ELWL} (t_{\rm WLEL})$	CE# (WE#) Setup to WE# (CE#) Going Low		0		ns
$t_{WLWH}(t_{ELEH})$	WE# (CE#) Pulse Width	4	55		ns
t _{DVWH} (t _{DVEH})	Data Setup to WE# (CE#) Going High	8	40		ns
$t_{AVWH} (t_{AVEH})$	Address Setup to WE# (CE#) Going High	8	55		ns
t _{WHEH} (t _{EHWH})		0		ns	
t _{WHDX} (t _{EHDX}) Data Hold from WE# (CE#) High			0		ns
t_{WHAX} (t_{EHAX})	Address Hold from WE# (CE#) High		0		ns
t _{WHWL} (t _{EHEL})	WE# (CE#) Pulse Width High	5	15		ns
$t_{SHWH} (t_{SHEH})$	WP# High Setup to WE# (CE#) Going High	3	0		ns
t _{VVWH} (t _{VVEH})	V _{PP} Setup to WE# (CE#) Going High	3	200		ns
t _{WHGL} (t _{EHGL})	Write Recovery before Read		30		ns
t _{QVSL}	WP# High Hold from Valid SRD	3, 6	0		ns
t _{QVVL} V _{PP} Hold from Valid SRD		3, 6	0		ns
t _{WHR0} (t _{EHR0}) WE# (CE#) High to SR.7 Going "0"		3,7		t_{AVQV^+} 50	ns


V_{CC} =2.7V-3.6V, T_{A} =-40°C to +85°C

NOTES:

- 2. A write operation can be initiated and terminated with either CE# or WE#.
- 3. Sampled, not 100% tested.
- 4. Write pulse width (t_{WP}) is defined from the falling edge of CE# or WE# (whichever goes low last) to the rising edge of CE# or WE# (whichever goes high first). Hence, t_{WP}=t_{WLWH}=t_{ELEH}=t_{WLEH}=t_{ELWH}.
 5. Write pulse width high (t_{WPH}) is defined from the rising edge of CE# or WE# (whichever goes high first) to the falling
- 5. Write pulse width high (t_{WPH}) is defined from the rising edge of CE# or WE# (whichever goes high first) to the falling edge of CE# or WE# (whichever goes low last). Hence, t_{WPH}=t_{WHWL}=t_{EHEL}=t_{WHEL}=t_{EHWL}.
- 6. V_{PP} should be held at $V_{PP}=V_{PPH1/2}$ until determination of block erase, full chip erase, (page buffer) program or OTP program success (SR.1/3/4/5=0).
- 7. t_{WHR0} (t_{EHR0}) after the Read Query or Read Identifier Codes/OTP command= t_{AVOV} +100ns.
- 8. Refer to Table 6 for valid address and data for block erase, full chip erase, (page buffer) program, OTP program or lock bit configuration.

^{1.} The timing characteristics for reading the status register during block erase, full chip erase, (page buffer) program and OTP program operations are the same as during read-only operations. Refer to AC Characteristics for read-only operations.





LHF64FH8




Figure 11. AC Waveform for Reset Operations

Symbol	Parameter	Notes	Min.	Max.	Unit
t _{PLPH}	RST# Low to Reset during Read (RST# should be low during power-up.)	1, 2, 3	100		ns
t _{PLRH}	RST# Low to Reset during Erase or Program	1, 3, 4		22	μs
t _{2VPH}	V _{CC} 2.7V to RST# High	1, 3, 5	100		ns
t _{VHQV}	V _{CC} 2.7V to Output Delay	3		1	ms

NOTES:

1. A reset time, t_{PHQV}, is required from the later of SR.7 going "1" or RST# going high until outputs are valid. Refer to AC Characteristics - Read-Only Operations for t_{PHOV}.

2. t_{PLPH} is <100ns the device may still reset but this is not guaranteed.

3. Sampled, not 100% tested.

4. If RST# asserted while a block erase, full chip erase, (page buffer) program or OTP program operation is not executing, the reset will complete within 100ns.

5. When the device power-up, holding RST# low minimum 100ns is required after V_{CC} has been in predefined range and also has been in stable there.

1.2.7 Block Erase, Full Chip Erase, (Page Buffer) Program and OTP Program Performance⁽³⁾

	C	L =	/ A							
Symbol	Parameter	Notes	Page Buffer Command is Used or not Used	V _{PP} =V _{PPH1} (In System)		V _{PP} =V _{PPH2} (In Manufacturing)			Unit	
				Min.	Тур. ⁽¹⁾	Max. ⁽²⁾	Min.	Тур. ⁽¹⁾	Max. ⁽²⁾	
two	4K-Word Parameter Block	2	Not Used		0.05	0.3		0.04	0.12	s
t _{WPB}	Program Time	2	Used		0.03	0.12		0.02	0.06	s
t	32K-Word Main Block	2	Not Used		0.38	2.4		0.31	1.0	s
t _{WMB}	Program Time	2	Used		0.24	1.0		0.17	0.5	s
t _{WHQV1} /	Word Drogrom Time	2	Not Used		11	200		9	185	μs
t _{EHQV1}	Word Program Time	2	Used		7	100		5	90	μs
t _{WHOV1} / t _{EHOV1}	OTP Program Time	2	Not Used		36	400		27	185	μs
t _{WHQV2} / t _{EHQV2}	4K-Word Parameter Block Erase Time	2	-		0.3	4		0.2	4	s
t _{WHQV3} / t _{EHQV3}	32K-Word Main Block Erase Time	2	-		0.6	5		0.5	5	s
	Full Chip Erase Time	2			80	700		65	700	s
t _{WHRH1} / t _{EHRH1}	(Page Buffer) Program Suspend Latency Time to Read	4	-		5	10		5	10	μs
t _{WHRH2} / t _{EHRH2}	Block Erase Suspend Latency Time to Read	4	-		5	20		5	20	μs
t _{ERES}	Latency Time from Block Erase Resume Command to Block Erase Suspend Command	5	-	500			500			μs

 V_{CC} =2.7V-3.6V, T_{A} =-40°C to +85°C

NOTES:

1. Typical values measured at V_{CC} =3.0V, V_{PP} =3.0V or 9.5V, and T_A =+25°C. Assumes corresponding lock bits are not set. Subject to change based on device characterization.

2. Excludes external system-level overhead.

3. Sampled, but not 100% tested.

4. A latency time is required from writing suspend command (WE# or CE# going high) until SR.7 going "1".

5. If the interval time from a Block Erase Resume command to a subsequent Block Erase Suspend command is shorter than t_{ERES} and its sequence is repeated, the block erase operation may not be finished.



2 Related Document Information⁽¹⁾

Document No.	Document Name
FUM00701	LH28F640BF series Appendix


NOTE:

1. International customers should contact their local SHARP or distribution sales offices.

A-1 RECOMMENDED OPERATING CONDITIONS

A-1.1 At Device Power-Up

AC timing illustrated in Figure A-1 is recommended for the supply voltages and the control signals at device power-up. If the timing in the figure is ignored, the device may not operate correctly.



Downloaded from Elcodis.com electronic components distributor

A-1.1.1 Rise and Fall Time

Sy	mbol	l Parameter		Min.	Max.	Unit
t _{VR}		V _{CC} Rise Time	1	0.5	30000	μs/V
t _R		Input Signal Rise Time	1, 2		1	μs/V
t _F		Input Signal Fall Time	1, 2		1	μs/V


NOTES:

1. Sampled, not 100% tested.

2. This specification is applied for not only the device power-up but also the normal operations.

A-1.2 Glitch Noises

Do not input the glitch noises which are below V_{IH} (Min.) or above V_{IL} (Max.) on address, data, reset, and control signals, as shown in Figure A-2 (b). The acceptable glitch noises are illustrated in Figure A-2 (a).



A-2 RELATED DOCUMENT INFORMATION⁽¹⁾

Document No.	Document Name			
AP-001-SD-E	Flash Memory Family Software Drivers			
АР-006-РТ-Е	Data Protection Method of SHARP Flash Memory			
AP-007-SW-E	RP#, V _{PP} Electric Potential Switching Circuit			

NOTE:


1. International customers should contact their local SHARP or distribution sales office.

A-3 STATUS REGISTER READ OPERATIONS


If AC timing for reading the status register described in specifications is not satisfied, a system processor can check the status register bit SR.15 instead of SR.7 to determine when the erase or program operation has been completed.

Table A-3-1. Status Register Definition (SR.15 and SR.7)

	NOTES:
SR.15 = WRITE STATE MACHINE STATUS: (DQ_{15}) 1 = Ready in All Partitions 0 = Busy in Any Partition	SR.15 indicates the status of WSM (Write State Machine). If SR.15="0", erase or program operation is in progress in any partition.
 SR.7 = WRITE STATE MACHINE STATUS FOR EACH PARTITION: (DQ₇) 1 = Ready in the Addressed Partition 0 = Busy in the Addressed Partition 	SR.7 indicates the status of the partition. If SR.7="0", erase or program operation is in progress in the addressed partition. Even if the SR.7 is "1", the WSM may be occupied by the other partition.



PRELIMINARY



SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE.

Suggested applications (if any) are for standard use; See Important Restrictions for limitations on special applications. See Limited Warranty for SHARP's product warranty. The Limited Warranty is in lieu, and exclusive of, all other warranties, express or implied. ALL EXPRESS AND IMPLIED WARRANTIES, INCLUDING THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR USE AND FITNESS FOR A PARTICULAR PURPOSE, ARE SPECIFICALLY EXCLUDED. In no event will SHARP be liable, or in any way responsible, for any incidental or consequential economic or property damage.

SHARP[®]

NORTH AMERICA

SHARP Microelectronics of the Americas 5700 NW Pacific Rim Blvd. Camas, WA 98607, U.S.A. Phone: (1) 360-834-2500 Fax: (1) 360-834-8903 Fast Info: (1) 800-833-9437 www.sharpsma.com

TAIWAN

SHARP Electronic Components (Taiwan) Corporation 8F-A, No. 16, Sec. 4, Nanking E. Rd. Taipei, Taiwan, Republic of China Phone: (886) 2-2577-7341 Fax: (886) 2-2577-7326/2-2577-7328

CHINA

SHARP Microelectronics of China (Shanghai) Co., Ltd. 28 Xin Jin Qiao Road King Tower 16F Pudong Shanghai, 201206 P.R. China Phone: (86) 21-5854-7710/21-5834-6056 Fax: (86) 21-5854-4340/21-5834-6057 Head Office:

No. 360, Bashen Road,

Xin Development Bldg. 22 Waigaoqiao Free Trade Zone Shanghai 200131 P.R. China Email: smc@china.global.sharp.co.jp

EUROPE

SHARP Microelectronics Europe Division of Sharp Electronics (Europe) GmbH Sonninstrasse 3 20097 Hamburg, Germany Phone: (49) 40-2376-2286 Fax: (49) 40-2376-2232 www.sharpsme.com

SINGAPORE

SHARP Electronics (Singapore) PTE., Ltd. 438A, Alexandra Road, #05-01/02 Alexandra Technopark, Singapore 119967 Phone: (65) 271-3566 Fax: (65) 271-3855

HONG KONG

SHARP-ROXY (Hong Kong) Ltd. 3rd Business Division, 17/F, Admiralty Centre, Tower 1 18 Harcourt Road, Hong Kong Phone: (852) 28229311 Fax: (852) 28660779 www.sharp.com.hk **Shenzhen Representative Office:** Room 13B1, Tower C, Electronics Science & Technology Building Shen Nan Zhong Road Shenzhen, P.R. China Phone: (86) 755-3273731 Fax: (86) 755-3273735

JAPAN

SHARP Corporation Electronic Components & Devices 22-22 Nagaike-cho, Abeno-Ku Osaka 545-8522, Japan Phone: (81) 6-6621-1221 Fax: (81) 6117-725300/6117-725301 www.sharp-world.com

KOREA

SHARP Electronic Components (Korea) Corporation RM 501 Geosung B/D, 541 Dohwa-dong, Mapo-ku Seoul 121-701, Korea Phone: (82) 2-711-5813 ~ 8 Fax: (82) 2-711-5819