

128M(4Mx32) GDDR SDRAM HY5DU283222AQ

This document is a general product description and is subject to change without notice. Hynix Electronics does not assume any responsibility for use of circuits described. No patent licenses are implied.



Revision History

Revision No.	History	Draft Date	Remark
0.1	Defined target Spec.	Apr. 2003	Preliminary
0.2	Insert AC Overshoot/ Undershoot Specification Insert tDSS/ tDSH parameter	Sep. 2003	



CONTENTS

1. 4Mx32 DDR SDRAM Brief Information	4
1.1 Description	
1.2 Feature1.3 Ordering Information	
1.5 Ordering Information	
2. Pin & PKG Information	5
2.1 Pin Configuration	
2.2 Pin Description	
2.3 PKG Physical Dimension	
3. Functional Block Diagram	8
4. Command Truth Table	9
4.1 Simplified Command Truth Table	_
4.2 Write Mask Truth Table	
4.3 Operation Command Truth Table	
4.4 CKE Function Truth Table	
5. Function Description	16
5.1 Simplified State Diagram	
5.2 Power up sequence and Device Initialization	
5.3 MRS/EMRS definition	
5.4 Device Operation	
6. Absolute Maximum Rating	34
7. DC Operating Condition	34
8. DC Characteristics	35
9. AC Operating Test Condition	36
5. Ac operating rest condition	30
10. AC Characteristics	37
11. Input /Output Capacitance & Output Load Circuit	39
12. Timing Diagram	- 40



128Mb (4Mx32) Double Data Rate SDRAM

HY5DU283222AQ

PRELIMINARY

DESCRIPTION

The Hynix HY5DU283222 is a 134,217,728-bit CMOS Double Data Rate(DDR) Synchronous DRAM, ideally suited for the point-to-point applications which requires high bandwidth.

The Hynix 4Mx32 DDR SDRAMs offer fully synchronous operations referenced to both rising and falling edges of the clock. While all addresses and control inputs are latched on the rising edges of the CK (falling edges of the /CK), Data, Data strobes and Write data masks inputs are sampled on both rising and falling edges of it. The data paths are internally pipelined and 2-bit prefetched to achieve very high bandwidth. All input and output voltage levels are compatible with SSTL_2.

FEATURES

- VDD, VDDQ = $2.5V \pm 5\%$
- All inputs and outputs are compatible with SSTL_2 interface
- JEDEC standard 20mm x 14mm 100pin LQFP with 0.65mm pin pitch
- Fully differential clock inputs (CK, /CK) operation
- Double data rate interface
- Source synchronous data transaction aligned to bidirectional data strobe (DQS)
- Data outputs on DQS edges when read (edged DQ)
 Data inputs on DQS centers when write (centered DQ)
- Data(DQ) and Write masks(DM) latched on the both rising and falling edges of the data strobe


- All addresses and control inputs except Data, Data strobes and Data masks latched on the rising edges of the clock
- Write mask byte controls by DM (DM0 ~ DM3)
- Programmable CAS Latency 3 and 4 supported
- Programmable Burst Length 2 / 4 / 8 with both sequential and interleave mode
- Internal 4 bank operations with single pulsed RAS
- tRAS Lock-Out function supported
- Auto refresh and self refresh supported
- 4096 refresh cycles / 32ms
- Half strength and Matched Impedance driver option controlled by EMRS

ORDERING INFORMATION

Part No.	Power Supply	Clock Frequency	Max Data Rate	interface	Package
HY5DU283222AQ-33		300MHz	600Mbps/pin		
HY5DU283222AQ-36	VDD/VDDQ	275MHz	550Mbps/pin	SSTL 2	20mm x 14mm
HY5DU283222AQ-4	= 2.5V	250MHz	500Mbps/pin	331L_Z	100pin LQFP
HY5DU283222AQ-5		200MHz	400Mbps/pin		



PIN CONFIGURATION



ROW and COLUMN ADDRESS TABLE

Items	4Mx32
Organization	1M x 32 x 4banks
Row Address	A0 ~ A11
Column Address	A0 ~ A7
Bank Address	BA0, BA1
Auto Precharge Flag	A8
Refresh	4K




PIN DESCRIPTION

PIN	TYPE	DESCRIPTION
CK, /CK	Input	Clock: CK and /CK are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and negative edge of /CK. Output (read) data is referenced to the crossings of CK and /CK (both directions of crossing).
CKE	Input	Clock Enable: CKE HIGH activates, and CKE LOW deactivates internal clock signals, and device input buffers and output drivers. Taking CKE LOW provides PRECHARGE POWER DOWN and SELF REFRESH operation (all banks idle), or ACTIVE POWER DOWN (row ACTIVE in any bank). CKE is synchronous for POWER DOWN entry and exit, and for SELF REFRESH entry. CKE is asynchronous for SELF REFRESH exit, and for output disable. CKE must be maintained high throughout READ and WRITE accesses. Input buffers, excluding CK, /CK and CKE are disabled during POWER DOWN. Input buffers, excluding CKE are disabled during SELF REFRESH. CKE is an SSTL_2 input, but will detect an LVCMOS LOW level after Vdd is applied.
/CS	Input	Chip Select: Enables or disables all inputs except CK, /CK, CKE, DQS and DM. All commands are masked when CS is registered high. CS provides for external bank selection on systems with multiple banks. CS is considered part of the command code.
BAO, BA1	Input	Bank Address Inputs: BA0 and BA1 define to which bank an ACTIVE, Read, Write or PRE-CHARGE command is being applied.
A0 ~ A11	Input	Address Inputs: Provide the row address for ACTIVE commands, and the column address and AUTO PRECHARGE bit for READ/WRITE commands, to select one location out of the memory array in the respective bank. A8 is sampled during a precharge command to determine whether the PRECHARGE applies to one bank (A8 LOW) or all banks (A8 HIGH). If only one bank is to be precharged, the bank is selected by BA0, BA1. The address inputs also provide the op code during a MODE REGISTER SET command. BA0 and BA1 define which mode register is loaded during the MODE REGISTER SET command (MRS or EMRS).
/RAS, /CAS, /WE	Input	Command Inputs: /RAS, /CAS and /WE (along with /CS) define the command being entered.
DM0 ~ DM3	Input	Input Data Mask: DM(0~3) is an input mask signal for write data. Input data is masked when DM is sampled HIGH along with that input data during a WRITE access. DM is sampled on both edges of DQS. Although DM pins are input only, the DM loading matches the DQ and DQS loading. DM0 corresponds to the data on DQ0-Q7; DM1 corresponds to the data on DQ8-Q15; DM2 corresponds to the data on DQ16-Q23; DM3 corresponds to the data on DQ24-Q31.
DQS	I/O	Data Strobe: Output with read data, input with write data. Edge aligned with read data, centered in write data. Used to capture write data.
DQ0 ~ DQ31	I/O	Data input / output pin : Data Bus
VDD/VSS	Supply	Power supply for internal circuits and input buffers.
VDDQ/VSSQ	Supply	Power supply for output buffers for noise immunity.
VREF	Supply	Reference voltage for inputs for SSTL interface.
NC	NC	No connection.



PACKAGE INFORMATION

20mm x 14mm 100pin Low Quad Flat Package




All dimension in mm (inches). Notation is $\frac{\text{MAX}}{\text{MIN}} \;$ or typical.



FUNCTIONAL BLOCK DIAGRAM

4Banks x 1Mbit x 32 I/O Double Data Rate Synchronous DRAM





SIMPLIFIED COMMAND TRUTH TABLE

Command		CKEn-1	CKEn	cs	RAS	CAS	WE	ADDR	A8/ AP	ВА	Note
Extended Mode Re	egister Set	Н	Х	L	L	L	L		OP code		1,2
Mode Registe	r Set	Н	Х	L	L	L	L		OP code		1,2
Device Dese	lect	Н	Х	Н	Х	Х	Х		Х		1
No Operati	on	''	^	L	Н	Н	Н		^		1
Bank Activ	/e	Н	Х	L	L	Н	Н	F	.A	٧	1
Read		Н	Х	L	Н	L	Н	CA	L	٧	1
Read with Autop	recharge	"	Α	_		L	''		Н	v	1,3
Write		Н	Х	L	Н	L	L	CA	L	٧	1
Write with Autop	recharge	""	^	_		L	ı	C/ (Н	v	1,4
Precharge All	Banks	Н	Х	L	L	Н	L	Х	Н	Х	1,5
Precharge select	ed Bank	'''		_	_			Α	L	٧	1
Read Burst S	Stop	Н	X	L	Н	Н	L		Χ		1
Auto Refre	sh	Н	Н	L	L	L	Н		Х		1
	Entry	Н	L	L	L	L	Н				1
Self Refresh	Exit	L	Н	Н	Х	Х	Х		X		1
	LAIC	_		L	Н	Н	Н				-
	Entry	Н	L	Н	Х	Х	Х				1
Precharge Power	,		_	L	Н	Н	Н		X		1
Down Mode	Exit	L	Н	Н	Х	Х	Х	X		1	
	LAIC			L	Н	Н	Н			1	
	Active Power Entry		L	Н	Х	Х	Х				1
Active Power Down Mode	Lifting	Н		L	V	V	V	Х		1	
	Exit		Н			X					1

(H=Logic High Level, L=Logic Low Level, X=Don't Care, V=Valid Data Input, OP Code=Operand Code, NOP=No Operation)

Note:

- 1. $DM(0\sim3)$ states are Don't Care. Refer to below Write Mask Truth Table.
- 2. OP Code(Operand Code) consists of A0~A11 and BA0~BA1 used for Mode Register setting during Extended MRS or MRS. Before entering Mode Register Set mode, all banks must be in a precharge state and MRS command can be issued after tRP period from Prechagre command.
- 3. If a Read with Autoprecharge command is detected by memory component in CK(n), then there will be no command presented to activated bank until CK(n+BL/2+tRP).
- 4. If a Write with Autoprecharge command is detected by memory component in CK(n), then there will be no command presented to activated bank until CK(n+BL/2+1+tDPL+tRP). Last Data-In to Prechage delay(tDPL) which is also called Write Recovery Time (tWR) is needed to guarantee that the last data has been completely written.
- 5. If A8/AP is High when Precharge command being issued, BA0/BA1 are ignored and all banks are selected to be precharged.



WRITE MASK TRUTH TABLE

Function	CKEn-1	CKEn	CS, RAS, CAS, WE	DM(0~3)	ADDR	A8/ AP	ВА	Note
Data Write	Н	Х	Х	L		Χ		1,2
Data-In Mask	Н	Х	Х	Н		Х		1,2

Note:

- 1. Write Mask command masks burst write data with reference to DQS(Data Strobes) and it is not related with read data.
- 2. DM0 corresponds to the data on DQ0-Q7; DM1 corresponds to the data on DQ8-Q15; DM2 corresponds to the data on DQ16-Q23; DM3 corresponds to the data on DQ24-Q31.



OPERATION COMMAND TRUTH TABLE - I

Current State	/cs	/RAS	/CAS	/WE	Address	Command	Action
_	Н	Х	Х	Х	Х	DSEL	NOP or power down ³
	L	Н	Н	Н	Х	NOP	NOP or power down ³
	L	Н	Н	L	X	BST	ILLEGAL ⁴
	L	Н	L	Н	BA, CA, AP	READ/READAP	ILLEGAL ⁴
IDLE	L	Н	L	L	BA, CA, AP	WRITE/WRITEAP	ILLEGAL ⁴
	L	L	Н	Н	BA, RA	ACT	Row Activation
	L	L	Н	L	BA, AP	PRE/PALL	NOP
	L	L	L	Н	Х	AREF/SREF	Auto Refresh or Self Refresh ⁵
	L	L	L	L	OPCODE	MRS	Mode Register Set
	Н	Х	Χ	Χ	Х	DSEL	NOP
	L	Н	Н	Н	Х	NOP	NOP
	L	Н	Н	L	Х	BST	ILLEGAL ⁴
DOW	L	Н	L	Н	BA, CA, AP	READ/READAP	Begin read : optional AP ⁶
ROW	L	Н	L	L	BA, CA, AP	WRITE/WRITEAP	Begin write : optional AP ⁶
ACTIVE	L	L	Н	Н	BA, RA ACT		ILLEGAL ⁴
	L	L	Н	L	BA, AP PRE/PALL		Precharge ⁷
	L	L	L	Н	X	AREF/SREF	ILLEGAL ¹¹
	L	L	L	L	OPCODE	MRS	ILLEGAL ¹¹
	Н	Х	Х	Х	Х	DSEL	Continue burst to end
	L	Н	Н	Н	Х	NOP	Continue burst to end
	L	Н	Н	L	Х	BST	Terminate burst
	L	Н	L	Н	BA, CA, AP	READ/READAP	Term burst, new read:optional AP ⁸
READ	L	Н	L	L	BA, CA, AP	WRITE/WRITEAP	ILLEGAL
	L	L	Н	Н	BA, RA	ACT	ILLEGAL ⁴
	L	L	Н	L	BA, AP	PRE/PALL	Term burst, precharge
	L	L	L	Н	Х	AREF/SREF	ILLEGAL ¹¹
	L	L	L	L	OPCODE	MRS	ILLEGAL ¹¹
	Н	Х	Х	Х	Х	DSEL	Continue burst to end
	L	Н	Н	Н	X	NOP	Continue burst to end
WRITE	L	Н	Н	L	Х	BST	ILLEGAL ⁴
	L	Н	L	Н	BA, CA, AP	READ/READAP	Term burst, new read:optional AP ⁸
	L	Н	L	L	BA, CA, AP	WRITE/WRITEAP	Term burst, new write:optional AP



OPERATION COMMAND TRUTH TABLE - II

Current State	/CS	/RAS	/CAS	/WE	Address	Command	Action
	L	L	Н	Н	BA, RA	ACT	ILLEGAL ⁴
WOTTE	L	L	Н	L	BA, AP	PRE/PALL	Term burst, precharge
WRITE	L	L	L	Н	Х	AREF/SREF	ILLEGAL ¹¹
	L	L	L	L	OPCODE	MRS	ILLEGAL ¹¹
	Н	Х	Х	Х	Х	DSEL	Continue burst to end
	L	Н	Н	Н	Х	NOP	Continue burst to end
	L	Н	Н	L	Х	BST	ILLEGAL
READ	L	Н	L	Н	BA, CA, AP	READ/READAP	ILLEGAL ¹⁰
WITH AUTOPRE-	L	Н	L	L	BA, CA, AP	WRITE/WRITEAP	ILLEGAL ¹⁰
CHARGE	L	L	Н	Н	BA, RA	ACT	ILLEGAL ^{4,10}
	L	L	Н	L	BA, AP	PRE/PALL	ILLEGAL ^{4,10}
	L	L	L	Н	Х	AREF/SREF	ILLEGAL ¹¹
	L	L	L	L	OPCODE	MRS	ILLEGAL ¹¹
	Н	Х	Х	Х	Х	DSEL	Continue burst to end
	L	Н	Н	Н	Х	NOP	Continue burst to end
	L	Н	Н	L	Х	BST	ILLEGAL
WRITE	L	Н	L	Н	BA, CA, AP	READ/READAP	ILLEGAL ¹⁰
AUTOPRE- CHARGE	L	Н	L	L	BA, CA, AP	WRITE/WRITEAP	ILLEGAL ¹⁰
CHARGE	L	L	Н	Н	BA, RA	ACT	ILLEGAL ^{4,10}
	L	L	Н	L	BA, AP	PRE/PALL	ILLEGAL ^{4,10}
	L	L	L	Н	X	AREF/SREF	ILLEGAL ¹¹
	L	L	L	L	OPCODE	MRS	ILLEGAL ¹¹
	Н	Х	Х	Х	Х	DSEL	NOP-Enter IDLE after tRP
	L	Н	Н	Н	Х	NOP	NOP-Enter IDLE after tRP
	L	Н	Н	L	Х	BST	ILLEGAL ⁴
	L	Н	L	Н	BA, CA, AP	READ/READAP	ILLEGAL ^{4,10}
PRE- CHARGE	L	Н	L	L	BA, CA, AP	WRITE/WRITEAP	ILLEGAL ^{4,10}
	L	L	Н	Н	BA, RA	ACT	ILLEGAL ^{4,10}
	L	L	Н	L	BA, AP	PRE/PALL	NOP-Enter IDLE after tRP
	L	L	L	Н	X	AREF/SREF	ILLEGAL ¹¹
	L	L	L	L	OPCODE	MRS	ILLEGAL ¹¹



OPERATION COMMAND TRUTH TABLE - III

Current State	/cs	/RAS	/CAS	/WE	Address	Command	Action
	Н	Х	Х	Х	Х	DSEL	NOP - Enter ROW ACT after tRCD
	L	Н	Н	Н	Х	NOP	NOP - Enter ROW ACT after tRCD
	L	Н	Н	L	Х	BST	ILLEGAL ⁴
	L	Н	L	Н	BA, CA, AP	READ/READAP	ILLEGAL ^{4,10}
ROW ACTIVATING	L	Н	L	L	BA, CA, AP	WRITE/WRITEAP	ILLEGAL ^{4,10}
71011711110	L	L	Н	Н	BA, RA	ACT	ILLEGAL ^{4,9,10}
	L	L	Н	L	BA, AP	PRE/PALL	ILLEGAL ^{4,10}
	L	L	L	Н	Х	AREF/SREF	ILLEGAL ¹¹
	L	L	L	L	OPCODE	MRS	ILLEGAL ¹¹
	Н	Х	Х	Х	Х	DSEL	NOP - Enter ROW ACT after tWR
	L	Н	Н	Н	Х	NOP	NOP - Enter ROW ACT after tWR
	L	Н	Н	L	Х	BST	ILLEGAL ⁴
	L	Н	L	Н	BA, CA, AP	READ/READAP	ILLEGAL
WRITE RECOVERING	L	Н	L	L	BA, CA, AP	WRITE/WRITEAP	ILLEGAL
RECOVERING	L	L	Н	Н	BA, RA	ACT	ILLEGAL ^{4,10}
	L	L	Н	L	BA, AP	PRE/PALL	ILLEGAL ^{4,11}
	L	L	L	Н	Х	AREF/SREF	ILLEGAL ¹¹
	L	L	L	L	OPCODE	MRS	ILLEGAL ¹¹
	Н	Х	Х	Х	Х	DSEL	NOP - Enter precharge after tDPL
	L	Н	Н	Н	Х	NOP	NOP - Enter precharge after tDPL
	L	Н	Н	L	Х	BST	ILLEGAL ⁴
WRITE	L	Н	L	Н	BA, CA, AP	READ/READAP	ILLEGAL ^{4,8,10}
RECOVERING WITH	L	Н	L	L	BA, CA, AP	WRITE/WRITEAP	ILLEGAL ^{4,10}
AUTOPRE- CHARGE	L	L	Н	Н	BA, RA	ACT	ILLEGAL ^{4,10}
	L	L	Н	L	BA, AP	PRE/PALL	ILLEGAL ^{4,11}
	L	L	L	Н	X	AREF/SREF	ILLEGAL ¹¹
	L	L	L	L	OPCODE	MRS	ILLEGAL ¹¹
	Н	Х	Х	Х	X	DSEL	NOP - Enter IDLE after tRC
DEEDECUTAG	L	Н	Н	Н	Х	NOP	NOP - Enter IDLE after tRC
REFRESHING	L	Н	Н	L	X	BST	ILLEGAL ¹¹
	L	Н	L	Н	BA, CA, AP	READ/READAP	ILLEGAL ¹¹



OPERATION COMMAND TRUTH TABLE - IV

Current State	/CS	/RAS	/CAS	/WE	Address	Command	Action
	L	Н	L	L	BA, CA, AP	WRITE/WRITEAP	ILLEGAL ¹¹
	L	L	Н	Н	BA, RA	ACT	ILLEGAL ¹¹
WRITE	L	L	Н	L	BA, AP	PRE/PALL	ILLEGAL ¹¹
	L	L	L	Н	Х	AREF/SREF	ILLEGAL ¹¹
	L	L	L	L	OPCODE	MRS	ILLEGAL ¹¹
	Н	Х	Х	Х	Х	DSEL	NOP - Enter IDLE after tMRD
	L	Н	Н	Н	Х	NOP	NOP - Enter IDLE after tMRD
	L	Н	Н	L	Х	BST	ILLEGAL ¹¹
MODE	L	Н	L	Н	BA, CA, AP	READ/READAP	ILLEGAL ¹¹
REGISTER	L	Н	L	L	BA, CA, AP	WRITE/WRITEAP	ILLEGAL ¹¹
ACCESSING	L	L	Н	Н	BA, RA	ACT	ILLEGAL ¹¹
	L	L	Н	L	BA, AP	PRE/PALL	ILLEGAL ¹¹
	L	L	L	Н	Х	AREF/SREF	ILLEGAL ¹¹
	L	L	L	L	OPCODE	MRS	ILLEGAL ¹¹

Note:

- 1. H Logic High Level, L Logic Low Level, X Don't Care, V Valid Data Input,
 - BA Bank Address, AP AutoPrecharge Address, CA Column Address, RA Row Address, NOP NO Operation.
- 2. All entries assume that CKE was active(high level) during the preceding clock cycle.
- 3. If both banks are idle and CKE is inactive(low level), then in power down mode.
- 4. Illegal to bank in specified state. Function may be legal in the bank indicated by Bank Address(BA) depending on the state of that bank.
- 5. If both banks are idle and CKE is inactive(low level), then self refresh mode.
- 6. Illegal if tRCD is not met.
- 7. Illegal if tRAS is not met.
- 8. Must satisfy bus contention, bus turn around, and/or write recovery requirements.
- 9. Illegal if tRRD is not met.
- 10. Illegal for single bank, but legal for other banks in multi-bank devices.
- 11. Illegal for all banks.



CKE FUNCTION TRUTH TABLE

Current State	CKEn- 1	CKEn	/cs	/RAS	/CAS	/WE	/ADD	Action
	Н	Х	Х	Х	Х	Х	Х	INVALID
	L	Н	Н	Х	Х	Х	Х	Exit self refresh, enter idle after tSREX
CELE	L	Н	L	Н	Н	Н	Х	Exit self refresh, enter idle after tSREX
SELF REFRESH ¹	L	Н	L	Н	Н	L	Х	ILLEGAL
	L	Н	L	Н	L	Х	Х	ILLEGAL
	L	Н	L	L	Х	Х	Х	ILLEGAL
	L	L	Х	Х	Х	Х	Х	NOP, continue self refresh
	Н	Х	Х	Х	Х	Х	Х	INVALID
	L	Н	Н	Х	Х	Х	Х	Exit power down, enter idle
POWER	L	Н	L	Н	Н	Н	Х	Exit power down, enter idle
DOWN ²	L	Н	L	Н	Н	L	Х	ILLEGAL
	L	Н	L	Н	L	Х	Х	ILLEGAL
	L	Н	L	L	Х	Х	Х	ILLEGAL
	L	L	Х	Х	Х	Х	Х	NOP, continue power down mode
	Н	Н	Х	Х	Х	Х	Х	See operation command truth table
	Н	L	L	L	L	Н	Х	Enter self refresh
	Н	L	Н	Х	Х	Х	Х	Exit power down
ALL DANKS	Н	L	L	Н	Н	Н	Х	Exit power down
ALL BANKS IDLE ⁴	Н	L	L	Н	Н	L	Х	ILLEGAL
	Н	L	L	Н	L	Х	Х	ILLEGAL
	Н	L	L	L	Н	Х	Х	ILLEGAL
	Н	L	L	L	L	L	Х	ILLEGAL
	L	L	Х	Х	Χ	Χ	Х	NOP
ANIV CTATE	Н	Н	Χ	Х	Χ	Χ	Х	See operation command truth table
ANY STATE OTHER	Н	L	Х	Х	Х	Х	Х	ILLEGAL ⁵
THAN ABOVE	L	Н	Х	Х	Χ	Χ	Х	INVALID
7.5072	L	L	Х	Х	Х	Х	Х	INVALID


Note:

When CKE=L, all DQ and DQS must be in Hi-Z state.

- 1. CKE and /CS must be kept high for a minimum of 200 stable input clocks before issuing any command.
- 2. All command can be stored after 2 clocks from low to high transition of CKE.
- 3. Illegal if CK is suspended or stopped during the power down mode.
- 4. Self refresh can be entered only from the all banks idle state.
- ${\bf 5.}$ Disabling CK may cause malfunction of any bank which is in active state.



SIMPLIFIED STATE DIAGRAM





POWER-UP SEQUENCE AND DEVICE INITIALIZATION

DDR SDRAMs must be powered up and initialized in a predefined manner. Operational procedures other than those specified may result in undefined operation. Power must first be applied to VDD, then to VDDQ, and finally to VREF (and to the system VTT). VTT must be applied after VDDQ to avoid device latch-up, which may cause permanent damage to the device. VREF can be applied anytime after VDDQ, but is expected to be nominally coincident with VTT. Except for CKE, inputs are not recognized as valid until after VREF is applied. CKE is an SSTL_2 input, but will detect an LVCMOS LOW level after VDD is applied. Maintaining an LVCMOS LOW level on CKE during power-up is required to guarantee that the DQ and DQS outputs will be in the High-Z state, where they will remain until driven in normal operation (by a read access). After all power supply and reference voltages are stable, and the clock is stable, the DDR SDRAM requires a 200us delay prior to applying an executable command.

Once the 200us delay has been satisfied, a DESELECT or NOP command should be applied, and CKE should be brought HIGH. Following the NOP command, a PRECHARGE ALL command should be applied. Next a EXTENDED MODE REGISTER SET command should be issued for the Extended Mode Register, to enable the DLL, then a MODE REGISTER SET command should be issued for the Mode Register, to reset the DLL, and to program the operating parameters. After the DLL reset, tXSRD(DLL locking time) should be satisfied for read command. After the Mode Register set command, a PRECHARGE ALL command should be applied, placing the device in the all banks idle state.

Once in the idle state, two AUTO REFRESH cycles must be performed. Additionally, a MODE REGISTER SET command for the Mode Register, with the reset DLL bit deactivated low (i.e. to program operating parameters without resetting the DLL) must be performed. Following these cycles, the DDR SDRAM is ready for normal operation.

- 1. Apply power VDD, VDDQ, VTT, VREF in the following power up sequencing and attempt to maintain CKE at LVC-MOS low state. (All the other input pins may be undefined.)
 - VDD and VDDQ are driven from a single power converter output.
 - VTT is limited to 1.44V (reflecting VDDQ(max)/2 + 50mV VREF variation + 40mV VTT variation.
 - VREF tracks VDDQ/2.
 - A minimum resistance of 42 Ohms (22 ohm series resistor + 22 ohm parallel resistor 5% tolerance) limits the input current from the VTT supply into any pin.
 - If the above criteria cannot be met by the system design, then the following sequencing and voltage relationship must be adhered to during power up.


Votage description	Sequencing	Voltage relationship to avoid latch-up
VDDQ	After or with VDD	< VDD + 0.3V
VTT	After or with VDDQ	< VDDQ + 0.3V
VREF	After or with VDDQ	< VDDQ + 0.3V

- 2. Start clock and maintain stable clock for a minimum of 200usec.
- 3. After stable power and clock, apply NOP condition and take CKE high.
- 4. Issue Extended Mode Register Set (EMRS) to enable DLL.
- 5. Issue Mode Register Set (MRS) to reset DLL and set device to idle state with bit A8=High. (An additional 200 cycles(tXSRD) of clock are required for locking DLL)
- 6. Issue Precharge commands for all banks of the device.



- 7. Issue 2 or more Auto Refresh commands.
- 8. Issue a Mode Register Set command to initialize the mode register with bit A8 = Low.


Power-Up Sequence





MODE REGISTER SET (MRS)

The mode register is used to store the various operating modes such as /CAS latency, addressing mode, burst length, burst type, test mode, DLL reset. The mode register is program via MRS command. This command is issued by the low signals of RAS, CAS, CS, WE and BAO. This command can be issued only when all banks are in idle state and CKE must be high at least one cycle before the Mode Register Set Command can be issued. Two cycles are required to write the data in mode register. During the the MRS cycle, any command cannot be issued. Once mode register field is determined, the information will be held until resetted by another MRS command.





BURST DEFINITION

Burst Length	Starting Address (A2,A1,A0)	Sequential	Interleave
2	XX0	0, 1	0, 1
2	XX1	1, 0	1, 0
	X00	0, 1, 2, 3	0, 1, 2, 3
4	X01	1, 2, 3, 0	1, 0, 3, 2
7	X10	2, 3, 0, 1	2, 3, 0, 1
	X11	3, 0, 1, 2	3, 2, 1, 0
	000	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7
	001	1, 2, 3, 4, 5, 6, 7, 0	1, 0, 3, 2, 5, 4, 7, 6
	010	2, 3, 4, 5, 6, 7, 0, 1	2, 3, 0, 1, 6, 7, 4, 5
8	011	3, 4, 5, 6, 7, 0, 1, 2	3, 2, 1, 0, 7, 6, 5, 4
0	100	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3
	101	5, 6, 7, 0, 1, 2, 3, 4	5, 4, 7, 6, 1, 0, 3, 2
	110	6, 7, 0, 1, 2, 3, 4, 5	6, 7, 4, 5, 2, 3, 0, 1
	111	0, 1, 2, 3, 4, 5, 6, 7	7, 6, 5, 4, 3, 2, 1, 0

BURST LENGTH & TYPE

Read and write accesses to the DDR SDRAM are burst oriented, with the burst length being programmable. The burst length determines the maximum number of column locations that can be accessed for a given Read or Write command. Burst lengths of 2, 4 or 8 locations are available for both the sequential and the interleaved burst types. Reserved states should not be used, as unknown operation or incompatibility with future versions may result.

When a Read or Write command is issued, a block of columns equal to the burst length is effectively selected. All accesses for that burst take place within this block, meaning that the burst wraps within the block if a boundary is reached. The block is uniquely selected by A1-Ai when the burst length is set to two, by A2-Ai when the burst length is set to four and by A3-Ai when the burst length is set to eight (where Ai is the most significant column address bit for a given configuration). The remaining (least significant) address bit(s) is (are) used to select the starting location within the block. The programmed burst length applies to both Read and Write bursts.

Accesses within a given burst may be programmed to be either sequential or interleaved; this is referred to as the burst type and is selected via bit A3. The ordering of accesses within a burst is determined by the burst length, the burst type and the starting column address, as shown in Burst Definitionon Table



CAS LATENCY

The Read latency or CAS latency is the delay in clock cycles between the registration of a Read command and the availability of the first burst of output data. The latency can be programmed 3 or 4 clocks.

If a Read command is registered at clock edge n, and the latency is m clocks, the data is available nominally coincident with clock edge n + m.

Reserved states should not be used as unknown operation or incompatibility with future versions may result.

DLL RESET

The DLL must be enabled for normal operation. DLL enable is required during power up initialization, and upon returning to normal operation after having disabled the DLL for the purpose of debug or evaluation. The DLL is automatically disabled when entering self refresh operation and is automatically re-enabled upon exit of self refresh operation. Any time the DLL is enabled, 200 clock cycles must occur to allow time for the internal clock to lock to the externally applied clock before an any command can be issued.


OUTPUT DRIVER IMPEDANCE CONTROL

The HY5DU283222 supports both Half strength driver and Matched impedance driver, intended for lighter load and/or point-to-point environments. Half strength driver is to define about 50% of Full drive strength which is specified to be SSTL_2, Class II, and Matched impedance driver, about 30% of Full drive strength.



EXTENDED MODE REGISTER SET (EMRS)

The mode register is used to store the various operating modes such as /CAS latency, addressing mode, burst length, burst type, test mode, DLL reset. The mode register is program via MRS command. This command is issued by the low signals of RAS, CAS, CS, WE and BAO. This command can be issued only when all banks are in idle state and CKE must be high at least one cycle before the Mode Register Set Command can be issued. Two cycles are required to write the data in mode register. During the the MRS cycle, any command cannot be issued. Once mode register field is determined, the information will be held until resetted by another MRS command.



^{*} All bits in RFU address fields must be programmed to Zero, all other states are reserved for future usage.




FUNCTION DESCRIPTION

Burst Read and Burst Write

Burst Read and Burst Write commands are initiated as listed in Fig.1. Before the Burst Read command, the bank must be activated earlier. After /RAS to /CAS delay (tRCD), read operation starts. DDR SDRAM has been implemented with Data Strobe signal (DQS) which toggles high and low during burst with the same frequency as clock (CLK, /CLK). After CAS Latency (CL) which is defined as the interval between command clock and the first rising edge of the DQS, read data is launched onto data pin (DQ) with reference to DQS signal edge. Burst Write command in another bank can be given with having activated that bank where /RAS to /RAS delay (tRRD) is satisfied. Write data is also referenced and aligned to the DQS signal sent from the memory controller. Since all read operation bursts data out at both the rising and the falling of the DQS, double data bandwidth can be achieved, also for write data.

Fig.1. Burst Read and Burst Write






Burst Read followed by Burst Read

Back to back read operation in the same or different bank is possible as shown in Fig.2. Following first Read command, consecutive Read command can be initiated after BL/2 ticks of clock. In other words, minimum earliest possible Read command that does note interrupt the previous read data, can be issued after BL/2 clock is met. When Read(B) data out starts, data strobe signal does not transit to Hi-Z but toggle high and low for Read(B) data.


Fig.2. Burst Read followed by Burst Read



Burst Write followed by Burst Write

Back to back write operation in the same or different bank is possible as shown in Fig.3. Following first Write command, consecutive Write command can be initiated after BL/2 ticks of clock. In other words, minimum earliest possible Write command that does note interrupt the previous write data, can be issued after BL/2 clock is met. When Write(B) data in starts, data strobe signal does not transit to Hi-Z but toggle high and low for Write(B) data. Though the timing shown in Fig.3. is based on tDQSS=0.75*tCK, minimum number of clock of BL/2 for back to back write can be applied when tDQSS=1.25*tCK.

Fig.3. Burst Write followed by Burst Write






Burst Read followed by Burst Write

Back to back read followed by write operation in the same or different bank is possible as shown in Fig.4. Following first Read command, consecutive Write command can be initiated after RU{CL+BL/2} ticks of clock. (RU=Round Up for half cycle of CAS latency, such as 1.5 and 2.5). In other words, minimum earlist possible Write command that does not interrupt the previous read data can be issued after RU{CL+BL/2} clock is met.


Fig.4. Burst Read followed by Burst Write



Burst Write followed by Burst Read

Back to back write followed by read operation in the same or different bank is possible as shown in Fig.5. Following first Write command, consecutive Read command can be initiated after (BL/2+1+tDRL) ticks of clock. In other words, minimum earlist possible Read command that does not interrupt the previous write data can be issued after (BL/2+1+tDRL) clock is met.

Fig.5. Burst Write followed by Burst Read






Burst Read terminated by another Burst Read

Read command terminates the previous Read command and the data is available after CAS latency for the new command. Minimum delay from a Read command to next Read command is determined by /CAS to /CAS delay (tCCD). Timing diagram is shown in Fig.6.


Fig.6. Burst Read terminated by another Burst Read



Burst Write terminated by another Burst Write

Write command terminates the previous Write command and the data is available after CAS latency for the new command. Fastest Write command to next Write command is determined by /CAS to /CAS delay (tCCD). Timing diagram is shown in Fig.7.

Fig.7. Burst Write terminated by another Burst Write






Burst Read terminated by another Burst Write

Write command terminates the previous Read command with the insertion of Burst Stop command that disables the previous Read command. The Burst Stop command interrupts bursting read data and data strobe signal with the same latency as CAS Latency (CL). The minimum delay for Write command after Burst Stop command is RU{CL} clocks irrespective BL. The Burst Stop command is valid for Read command only.


Fig.8. Burst Read terminated by another Burst Write



Burst Write terminated by another Burst Read

Read command terminates the previous Write command and the new burst read starts as shown in Fig.9. The minimum write to read command delay is 2 clock cycle irrespective of CL and BL. If input write data is masked by the Read command, DQ and DQS input are ignored by the DDR SDRAM. It is illegal for a Read command to interrupt a Write with autoprecharge command.

Fig.9. Burst Write terminated by another Burst Read






Burst Read with Autoprecharge

If a Read with Autoprecharge command is detected by memory component in CLK(n), then there will be no commands presented to this bank until CLK(n+BL/2+tRP). Internal precharging action will happen in CLK(n+BL/2).


Fig.10. Burst Read with Autoprecharge



Burst Write with Autoprecharge

If a Write with Autoprecharge command is detected by memory component in CLK(n), then there will be no commands presented to this bank until CLK(n+BL/2+1+tDPL+tRP). Last Data in to Precharge delay time (tDPL) is needed to guarantee the last data has been written. tDPL is measured with respect to rising edge of clock where last falling edge of data strobe (DQS) and DQ data has elapsed. Internal precharging action will happen in CLK(n+BL/2+1+tWR) as shown in Fig.11.

Fig.11. Burst Write with Autoprecharge






Precharge command after Burst Read

The earlist Precharge command can be issued after Read command without the loss of data is BL/2 clocks. The Precharge command can be given as soon as tRAS time is met. Fig.12 shows the earlist possible Precharge command can be issued for CL=2 and BL=4.


Fig.12. Precharge command after Burst Read



Precharge command after Burst Write

The earliest Precharge command can be issued after Write command without the loss of data is (BL/2+1+tDPL) ticks of clocks. The Precharge command can be given as soon as tRAS time is met. Fig.13 shows the earliest possible Precharge command can be issued for CL=2 and BL=4.

Fig.13. Precharge command after Burst Write






Precharge termination of Burst Read

The Burst Read (with no Autoprecharge) can be terminated earlier using a Precharge command as shown in Fig.14. This terminates read data when the remaining elements are not needed. It allows starting precharge early. The Precharge command can be issued any time after Burst Read command when tRAS time is met. Activation or other commands can be initiated after tRP time.


Fig.14. Precharge termination of Burst Read



Precharge termination of Burst Write

The Burst Write (with no Autoprecharge) can be terminated earlier using a Precharge command along with the Write Mask (DM) as shown in Fig.15. This terminates write data when the remaining elements are not needed. It allows starting precharge early. Precharge command can be issued after Last Data in to Precharge delay time (tDPL). tDPL is measured with respect to rising edge of clock where last falling edge of data strobe (DQS) and DQ data has elapsed. DM should be used to mask the remaining data (A2 and A3 for this case). tRAS time must be met to issue the Precharge command.

Fig.15. Precharge termination of Burst Write






DM masking (Write)

DM command masks burst write data with reference to data strobe signal and it is not related with read data. DM command can be initiated at both the rising edge and the falling edge of the DQS. DM latency for write operation is zero. For x16 data I/O, DDR SDRAM is equipped with LDM and UDM which control lower byte (DQ0~DQ7) and upper byte (DQ8~DQ15) respectively.


Fig.16. DM masking (Write)



Burst Stop command (Read)

When /CS=L, /RAS=H, /CAS=H and /WE=L, DDR SDRAM enter into Burst Stop mode, which bursts stop read data and data strobe signal with reference to clock signal. BST command can be initiated at the rising edge of the clock as other commands do. BST command is valid for read operation only. BST latency for read operation is the same as CL.

Fig.17. Burst Stop command (Read)






Auto Refresh and Precharge All command

When /CS=L, /RAS=L and /WE=H, DDR SDRAM enter into Auto Refresh mode, which executes refresh operation with internal address increment. AREF command can be initiated at the rising edge of the clock as other commands do. Before entering Auto Refresh mode, all banks must be in a precharge state and AREF command can be issued after tRP period from Precharge All command.


Fig.18. Auto Refresh and Precharge All command



Self Refresh Entry and Exit

When CKE=L, /CS=L, /RAS=L, /CAS=L and /WE=H, DDR SDRAM enter into Self Refresh mode, which executes self refresh operation with internal address increment. Before issuing Self Refresh command, all banks must be in a precharge state and CKE must be low. SREF command can be initiated at the rising edge of the clock as other commands do. Because the clock buffer and internal DLL circuit are disabled during self refresh state, Self Refresh Exit (SREX) should guarantee the stable input clock. Therefore, a minimum of 200 cycles of stable input clock, where CKE is held high, is required to lock the internal DLL circuit of DDR SDRAM. A minimum tPDEX (Power Down Exit Time) must be met before entering SREX command.

Fig.19. Self Refresh Entry and Exit






Power Down mode

A Power Down mode can be achieved by asserting CKE=L as shown in Fig.20. There are two kinds of Power Down mode: 1. Active and 2. Precharge Power Down mode. The device must be in idle state and all banks must be closed before CKE assertion in Precharge Power Down mode. Active Power Down mode can be initiated in row active state. The device will exit Power Down mode when CKE is sampled high at the rising edge of the clock.


Fig.20. Power Down mode



CKE function

Since clock suspend mode in SDR SDRAM cannot be used in DDR SDRAM, it is illegal to issue CKE=L during read or write burst.

Fig.21. CKE function





ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Unit
Ambient Temperature	TA	0 ~ 70	°C
Storage Temperature	TSTG	-55 ~ 125	°C
Voltage on Any Pin relative to VSS	VIN, VOUT	-0.5 ~ 3.6	V
Voltage on VDD relative to VSS	VDD	-0.5 ~ 3.6	V
Voltage on VDDQ relative to VSS	VDDQ	-0.5 ~ 3.6	V
Output Short Circuit Current	Ios	50	mA
Power Dissipation	PD	1	W
Soldering Temperature · Time	TSOLDER	260 · 10	°C · sec

Note: Operation at above absolute maximum rating can adversely affect device reliability

DC OPERATING CONDITIONS (TA=0 to 70°C, Voltage referenced to VSS = 0V)

Parameter	Symbol	Min	Тур.	Max	Unit	Note
Power Supply Voltage	VDD	2.375	2.5	2.625	V	
Power Supply Voltage	VDDQ	2.375	2.5	2.625	V	1
Input High Voltage	VIH	VREF + 0.15	-	VDDQ + 0.3	V	
Input Low Voltage	VIL	-0.3	-	VREF - 0.15	V	2
Termination Voltage	VTT	VREF - 0.04	VREF	VREF + 0.04	V	
Reference Voltage	VREF	0.49*VDDQ	0.5*VDDQ	0.51*VDDQ	V	3

Note

- 1. VDDQ must not exceed the level of VDD.
- 2. VIL (min) is acceptable -1.5V AC pulse width with \leq 5ns of duration.
- 3. VREF is expected to be equal to 0.5*VDDQ of the transmitting device, and to track variations in the dc level of the same. Peak to peak noise on VREF may not exceed \pm 2% of the dc value.

DC CHARACTERISTICS I (TA=0 to 70°C, Voltage referenced to VSS = 0V)

Parameter	Symbol	Min.	Max	Unit	Note
Input Leakage Current	ILI	-5	5	uA	1
Output Leakage Current	ILO	-5	5	uA	2
Output High Voltage	VOH	VTT + 0.76	-	V	IOH = -15.2mA
Output Low Voltage	VOL	-	VTT - 0.76	V	IOL = +15.2mA

Note: 1. VIN = 0 to 3.6V, All other pins are not tested under VIN = 0V. 2. DOUT is disabled, VOUT=0 to 2.7V



DC CHARACTERISTICS II (TA=0 to 70°C, Voltage referenced to VSS = 0V)

Parameter	Symbol	ol Test Condition		Spo	Hai	Unit	Note	
Parameter	Syllibol	rest condition	33	36 4		5	Oill	Note
Operating Current	ICC1	Burst length=4, One bank active tRC ≥ tRC(min), IOL=0mA	240		210	mA	1	
Precharge Standby Current in Power Down Mode	ICC2P	CKE ≤ VIL(max), tCK = min	30		20	mA		
Precharge Standby Current in Non Power Down Mode	ICC2N	CKE \geq VIH(min), $\overline{\text{CS}} \geq$ VIH(min), tCK = min, Input signals are changed one time during 2clks	90		80	mA		
Active Standby Current in Power Down Mode	ICC3P	CKE ≤ VIL(max), tCK = min	35		25	mA		
Active Standby Current in Non Power Down Mode	ICC3N	CKE \geq VIH(min), $\overline{\text{CS}} \geq$ VIH(min), tCK = min, Input signals are changed one time during 2clks	130		100	mA		
Burst Mode Operating Current	ICC4	tCK≥tCK(min), IOL=0mA All banks active		370	mA	1		
Auto Refresh Current	ICC5	tRC ≥ tRFC(min), All banks active	270			mA	1,2	
Self Refresh Current	ICC6	CKE ≤ 0.2V	3		mA			

^{1.} ICC1, ICC4 and ICC5 depend on output loading and cycle rates. Specified values are measured with the output open.
2. Min. of tRFC (Auto Refresh Row Cycle Time) is shown at AC CHARACTERISTICS.



AC OPERATING CONDITIONS (TA=0 to 70°C, Voltage referenced to VSS = 0V)

Parameter	Symbol	Min	Max	Unit	Note
Input High (Logic 1) Voltage, DQ, DQS and DM signals	VIH(AC)	VREF + 0.45		V	
Input Low (Logic 0) Voltage, DQ, DQS and DM signals	VIL(AC)		VREF - 0.45	V	
Input Differential Voltage, CK and /CK inputs	VID(AC)	0.7	VDDQ + 0.6	V	1
Input Crossing Point Voltage, CK and /CK inputs	VIX(AC)	0.5*VDDQ-0.2	0.5*VDDQ+0.2	V	2

Note:

- 1. VID is the magnitude of the difference between the input level on CK and the input on /CK.
- 2. The value of VIX is expected to equal 0.5*VDDQ of the transmitting device and must track variations in the DC level of the same.


AC OPERATING TEST CONDITIONS (TA=0 to 70°C, Voltage referenced to VSS = 0V)

Parameter	Value	Unit
Reference Voltage	VDDQ x 0.5	V
Termination Voltage	VDDQ x 0.5	V
AC Input High Level Voltage (VIH, min)	VREF + 0.45	V
AC Input Low Level Voltage (VIL, max)	VREF - 0.45	V
Input Timing Measurement Reference Level Voltage	VREF	V
Output Timing Measurement Reference Level Voltage	Vπ	V
Input Signal maximum peak swing	1.5	V
Input minimum Signal Slew Rate	1	V/ns
Termination Resistor (RT)	50	Ω
Series Resistor (RS)	25	Ω
Output Load Capacitance for Access Time Measurement (CL)	TBD	pF




AC Overshoot/Undershoot specifications for Address and Command pins

Parameter	Specifications			
Maximum peak amplitude allowwed for overshoot	1.5 V			
Maximum peak amplitude allowwed for undershoot	1.5 V			
The area between the overshoot signal and VDD must be less than or equal to(See below Fig)	4.5 V-nS			
The area between the overshoot signal and GND must be less than or equal to(See below Fig)	4.5 V-nS			



AC Overshoot/Undershoot specifications for Data, Strobe and Mask Pins

Parameter	Specifications
Maximum peak amplitude allowwed for overshoot	1.2 V
Maximum peak amplitude allowwed for undershoot	1.2 V
The area between the overshoot signal and VDD must be less than or equal to(See below Fig)	2.4 V-nS
The area between the overshoot signal and GND must be less than or equal to(See below Fig)	2.4 V-nS





AC CHARACTERISTICS (AC operating conditions unless otherwise noted)

Parameter		Comple at	33		36		4		5		11-2	N-t-
		Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
Row Cycle Time		trc	49.5	-	50.4	-	52	-	50	-	ns	
Auto Refresh Row Cycle Time		trfc	56.1	-	57.6	-	60	-	60	-	ns	
Row Active Time		tras	29.7	-	32.4	-	32	-	35	-	ns	
Row Address to Column Addre for Read	ss Delay	trcdrd	6	-	5	-	5	-	4	-	СК	
Row Address to Column Addre for Write	ss Delay	trcdwr	2	-	2	-	2	-	2	-	CK	
Row Active to Row Active Dela	у	trrd	3	-	3	-	3	-	3	-	CK	
Column Address to Column Ad Delay	dress	tCCD	1	-	1	-	1	-	1	-	СК	
Row Precharge Time		trp	6	-	5	-	5	-	4	-	CK	
Last Data-In to Precharge Dela (Write Recovery Time : tWR)	y Time	tDPL	3	-	3	-	3	-	2	-	СК	
Last Data-In to Read Command		tDRL	2	-	2	-	2	-	2	-	CK	
Auto Precharge Write Recovery + Precharge Time		tDAL	9	-	8	-	8	-	6	-	СК	
System Clock Cycle Time	CL = 4	tck	3.3	6	3.6	6	4	10	-	-	ns	
	CL = 3	- tCK	-	-	-	-	-	-	5	10	ns	
Clock High Level Width		tch	0.45	0.55	0.45	0.55	0.45	0.55	0.45	0.55	CK	
Clock Low Level Width		tCL	0.45	0.55	0.45	0.55	0.45	0.55	0.45	0.55	CK	
Data-Out edge to Clock edge S	Skew	tAC	0.7	-	0.7	-	0.7	-	0.7	-	ns	
DQS-Out edge to Clock edge S	Skew	tDQSCK	0.7	-	0.7	-	0.7	-	0.7	-	ns	
DQS-Out edge to Data-Out ed	ge Skew	tDQSQ	0.4	-	0.4	-	0.4	-	0.4	-	ns	
Data-Out hold time from DQS		tQH	tHP- tQHS	-	tHP- tQHS	-	tHP- tQHS	-	tHP- tQHS	-	ns	1,6
Clock Half Period		tHP	tCH/L min	-	tCH/L min	-	tCH/L min	-	tCH/L min	-	ns	1,5
Data Hold Skew Factor		tQHS	0.45	-	0.45	-	0.45	-	0.45	-	ns	6
Input Setup Time ti		tIS	0.75	-	0.75	-	0.75	-	0.75	-	ns	2
Input Hold Time		tɪн	0.75	-	0.75	-	0.75	-	0.75	-	ns	2
Write DQS High Level Width		tDQSH	0.4	0.6	0.4	0.6	0.4	0.6	0.4	0.6	CK	
Write DQS Low Level Width	Write DQS Low Level Width		0.4	0.6	0.4	0.6	0.4	0.6	0.4	0.6	CK	



Parameter	Symbol	33		36		4		5		llni+	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Jonit	Note
Clock to First Rising edge of DQS-In	tDQSS	0.75	1.25	0.75	1.25	0.75	1.25	0.75	1.25	CK	
Data-In Setup Time to DQS-In (DQ & DM)	tDS	0.4	-	0.4	-	0.4	-	0.45	-	ns	3
Data-In Hold Time to DQS-In (DQ & DM)	tDH	0.4	-	0.4	-	0.4	-	0.45	-	ns	3
DQS falling edge to CK setup time	tDSS	0.2	-	0.2	-	0.2	-	0.2	-	CK	
DQS falling edge hold time from CK	tDSH	0.2	-	0.2	-	0.2	-	0.2	-	CK	
Read DQS Preamble Time	trpre	0.8	1.1	0.8	1.1	0.8	1.1	0.8	1.1	CK	
Read DQS Postamble Time	trpst	0.4	0.6	0.4	0.6	0.4	0.6	0.4	0.6	CK	
Write DQS Preamble Setup Time	twpres	0	-	0	-	0	-	0	-	ns	
Write DQS Preamble Hold Time	twpreh	1.5	-	1.5	-	1.5	-	1.5	-	ns	
Write DQS Postamble Time	twpst	0.4	0.8	0.4	0.8	0.4	0.8	0.4	0.8	CK	
Mode Register Set Delay	tMRD	2	-	2	-	2	-	2	-	CK	
Exit Self Refresh to Any Execute Command	txsc	200	-	200	-	200	-	200	-	CK	4
Average Periodic Refresh Interval	trefi	-	7.8	-	7.8	-	7.8	-	7.8	us	

Note:

- 1. This calculation accounts for tDQSQ(max), the pulse width distortion of on-chip circuit and jitter.
- 2. Data sampled at the rising edges of the clock : A0~A11, BA0~BA1, CKE, CS, RAS, CAS, WE.
- 3. Data latched at both rising and falling edges of Data Strobes(DQS) : DQ, DM($0\sim3$).
- 4. Minimum of 200 cycles of stable input clocks after Self Refresh Exit command, where CKE is held high, is required to complete Self Refresh Exit and lock the internal DLL circuit of DDR SDRAM.
- 5. Min (tCL, tCH) refers to the smaller of the actual clock low time and the actual clock high time as provided to the device (i.e. this value can be greater than the minimum specification limits for tCL and tCH).
- 6. tHP = minimum half clock period for any given cycle and is defined by clock high or clock low (tCH, tCL). tQHS consists of tDQSQmax, the pulse width distortion of on-chip clock circuits, data pin to pin skew and output pattern effects, and p-channel to n-channel variation of the output drivers.
- DQS, DM and DQ input slew rate is specified to prevent double clocking of data and preserve setup and hold times. Signal transitions through the DC region must be monotonic.




CAPACITANCE (TA=25°C, f=1MHz)

Parameter	Pin	Symbol	Min	Max	Unit
Input Clock Capacitance	CK, CK	ССК	1.7	2.7	pF
Input Capacitance	All other input-only pins	CIN	1.7	2.7	pF
Input / Output Capacitance	DQ, DQS, DM	CIO	3.7	4.7	pF

Note:

- 1. VDD = min. to max., VDDQ = 2.3V to 2.7V, VODC = VDDQ/2, VOpeak-to-peak = 0.2V
- 2. Pins not under test are tied to GND.
- 3. These values are guaranteed by design and are tested on a sample basis only.


OUTPUT LOAD CIRCUIT





Timing Diagram


Data Input (Write) Timing (BL=4)



DI $\,n=Data$ in for column $\,n$ 3 subsequent elements of data in are applied in the programmed order following DI $\,n$

Don't care

Data Output (Read) Timing (BL=4)



tDQSQ and tQH are only shown once, and are shown referenced to different edges of DQS, only for clarify of illustration. tDQSQ and tQH both apply to each of the four relevant edges of DQS.

tQHmin = tHPmin - X where;


tHP = minimum half clock period for any given cycle and is defined by clock high or clock low (tCH, tCL)

X consists of tDQSQmax, the pulse width distortion of on-chip clock circuits, data pin to pin skew and output pattern
effects, and p-channel to n-channel variation of the output drivers.

Don't Care



Power Down Mode




No column accesses are allowed to be in progress at the time Power-Down is entered.

* = If this command is a PRECHARGE (or if the device is already in the idle state) then the Power-Down mode shown is Precharge Power Down. If this command is an ACTIVE (or if at least one row is already active)

then the Power-Down mode shown is Active Power Down.




Auto Refresh Mode



^{* = &}quot;Don't Care", if AP is High at this point; AP must be High if more than one bank is active (i.e., must precharge all active banks)
PRE = Precharge, ACT = Active, RA = Row Address, BA = Bank Address, AR = Autorefresh.
NOP commands are shown for ease of illustration; other valid commands may be possible at these times.
DM, DQ and DQS signals are all "Don't Care" / High-Z for operation shown.




Self Refresh Mode



 ^{* =} Device must be in the "All banks idle" state prior to entering Self Refresh mode
 ** = tXSNR is required before any non-READ command can be applied, and tXSRD (200 cycles of CK) are required before a READ command can be applied.



Read Without Auto Precharge



DO n = Data Out from column n

Burst Length = 4 in the case shown

3 subsequent elements of Data Out are provided in the programmed order following DO n

DIS AP = Disable Autoprecharge


* = "Don't Care", if AP is HIGH at this point

PRE = PRECHARGE, ACT = ACTIVE, RA = Row Address, BA = Bank Address

NOP commands are shown for ease of illustration; other commands may be valid at these times




Read With Auto Precharge



DO n = Data Out from column n
Burst Length = 4 in the case shown
3 subsequent elements of Data Out are provided in the programmed order following DO n
EN AP = Enable Autoprecharge, ACT = ACTIVE, RA = Row Address
NOP commands are shown for ease of illustration; other commands may be valid at these times




Bank Read Access






Write Without Auto Precharge






Write With Auto Precharge





Bank Write Access




Rev. 0.2 / Sep. 2003

NOP commands are shown for ease of illustration; other valid commands may be possible at these times



Write DM Operation



Burst length = 4 in the case shown

3 subsequent elements of Data In are applied in the programmed order following Data In

(the second element of the four is masked)

DIS AP = Enable Autoprecharge

* = * " Don't Care", if AP is high at this point

PRE=Precharge, ACT=Active, RA=Row Address, BA=Bank Address

NOP commands are shown for ease of illustration; other valid commands may be possible at these times