Data Book

16bit Micro controller TLCS-900/L1 series

TMP91C820AF

Rev. 2.5 07/December/2001

TOSHIBA contents

----- Contents -----

TLCS-900/L1 LSI DEVICES TMP91C820AF

1.	Outl	ine and Device Characteristics	91C820A-1
2.	Pin A	Assignment and Pin Functions	91C820A-4
	2.1 Pin A	ssignment Diagram	91C820A-4
	2.2 Pin N	ame and Functions	91C820A-6
3.	Oper	ration	91C820A-10
	3.1 CPU		91C820A-10
	3.1.1	Reset	91C820A-10
	3.2 Memo	ory Map	91C820A-12
	3.3 Triple	e Clock, Stand-by Function	91C820A-13
	3.4 Interr	rupts	91C820A-37
	3.5 Funct	ions of Ports	91C820A-52
	3.5.1	Port 0	91C820A-57
	3.5.2	Port 1	91C820A-58
	3.5.3	Port 2	91C820A-60
	3.5.4	Port 3	91C820A-62
	3.5.5	Port 4	91C820A-64
	3.5.6	Port Z	91C820A-66
	3.5.7	Port 5	91C820A-70
	3.5.8	Port 6	91C820A-72
	3.5.9	Port 7	91C820A-73
	3.5.10	Port 8	91C820A-79
	3.5.11	Port 9	91C820A-80
	3.5.12	Port A	91C820A-81
	3.5.13	Port B	91C820A-82
	3.5.14	Port C	91C820A-86
	3.5.15	Port D	91C820A-89
	3.5.16	Port E	91C820A-91
	3.5.17	Port F	91C820A-92
	3.6 Chip	Select/Wait Controller	91C820A-93
	3.7 8-bit	Timers (TMRA)	91C820A-103
	3.8 MMU	J	91C820A-124
	3.9 Serial	Channel	91C820A-135
	3.10Serial	Bus Interface	91C820A-171
	3.11Analo	g/Digital Converter	91C820A-199
	3.12Watcl	n Dog Timer	91C820A-209
	3.13RTC		91C820A-214
	3.14LCD	Controller	91C820A-228
	3.15Melod	ly/Alarm Generator	91C820A-266
	3.16SDRA	AM Controller	91C820A-272
	3.1716-bit	Timers (TMRB)	91C820A-282
		ware Stand-by Function	91C820A-291
4.		rical Characteristics	91C820A-292
5.	Tabl	e of SFR	91C820A-310
6.	Poin	ts to Note and Restrictions	91C820A-346
7.	Pack	age PKG-1	91C820A-348

Data Book modification history

Data Book modification hist Rev./Date		Modification item	Rageon
Nev./Date	page		Reason
Rev110/15-Mar-2001	16	Sample of DFM setting	
Rev110/13-Mai-2001	508 717	Bank Operation S/W Example in MMU	
	717	Stop condition generation in SBI Timing diagram for TMP91C820 Restar in	
	/10	SBI	
Rev1.3/03-July-2001	704	SBI: Flocked>Clocked	Spell Mistake
Rev1.5/05-5u1y-2001	705	SBI: Receiver>Transmitter, Busy>Receiver	Word Mistake
	721	SBI: Always Write "0" Add	Mistake
	420	SFR: generater>generator	Spell mistake
	725	SBI : (p6)=>(p7)	Spen mistake
	132	SIO: fixed in the Figure	
	135	SIO:SC0MOD0=>SC1MOD0 in the figure	
	136		
	130	SIO: $1 \Rightarrow 2$ and remove partially in the	
	150	figure	
	156	SIO: SC1BUF>SC2BUF	
	17	CLK: <drvoscl>fc>fs& bit 3 & add</drvoscl>	mistake
	050 000	comment	
	259,260	MLD : Special mode &selector added	3.61 . 3
	145	SIO: fixed except bit 9 in the table	Mistake
	tytle	"Chapter4" remove & "···" remove	
	500	NOTE:TEST >TSET in the program	
		3.14 LCDC: change all	
Rev2.0/07-August-2001	14,17	DFM: modify and add	
	24,25		
	262	MLD: "special mode" modify	
	13,16,	DFM: modify and add	
	23,24		
	17	CLK:EMCCR3 BIT0:2 modify the	
		explanation	
	320	SFR : EMCCR3 BIT0:2 modify the	
		explanation	
	127	MMU:add the figure	
	25,26	CLK: P24:XT2->X2 P25:X1 \rightarrow XT1 in the	
		figure	
	172	SBI: bit6 modify	
	184	SBI:modify the figure	
	178	SBI: add the explanation	
Rev2.1/15-August-2001	LCDC	Add the explanation	
Rev2.2/21-August-2001	5	Add PAD layout	
Rev2.3/21-August-2001	14	CPU : modify	
Rev2.4/07-September-2001	248	LCDC: modify the equation in the middle	
		TA3OUT , "t_LP"→"tLP"	
	242	LCDC: add the explanation	
	306	SIO Electrical characteristic misstake	
	259	LCDC: add the NOTE	
	307	Oscilation circuit add (inset 2 pages)	
Rev2.5/31-October-2001	276,280	SDRAMC : modify and add the figure	
		(insert 1 page)	
	297,299,303	SPEC: SDRAMC SPEC modify and add	
	309	SPWC : Tc modify	
	16	CLK: (SYSCR2) modify	
	229,234,244	LCDC: add and modify the explanation	
	247,251	LCDC : modify the explanation	

TOSHIBA contents

248	LCDC: TA3OUT equation modify	
294,296	SPEC: t _{DW} ,t _{WW} modify	
	•	

Note: Each page number corresponds to each revision when modified.

CMOS 16-Bit Microcontrollers TMP91C820AF

OUTLINE AND FEATURES

TMP91C820AF is a high-speed 16-bit microcontroller designed for the control of various mid- to large-scale equipment.

TMP91C820AF comes in a 144-pin flat package.

Listed below are the features.

- (1) High-speed 16-bit CPU (900/L1 CPU)
 - Instruction mnemonics are upward-compatible with TLCS-90/900
 - 16 Mbytes of linear address space
 - General-purpose registers and register banks
 - 16-bit multiplication and division instructions; bit transfer and arithmetic instructions
 - Micro DMA: Four-channels (1.0 μs/2 bytes at 16 MHz)
- (2) Minimum instruction execution time: 111ns (at 36 MHz)
- (3) Built-in RAM: 8 Kbytes Built-in ROM: 8 Kbytes
- (4) External memory expansion
 - Expandable up to 136M bytes (shared program/data area)
 - Can simultaneously support 8-/16-bit width external data bus
 - ... Dynamic data bus syzing
 - Separate bus system
- (5) 8-bit timers: 4 channels
- (6) 16-bit timer/event counter: 1 channel
- (7) General-purpose serial interface: 3 channels
 - UART/Synchronous mode
 - IrDA
- (8) Serial bus interface: 1 channel
 - I²C bus mode/clock synchronous select mode

980508TBA1

- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance / Handling Precautions.
- TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.
- The products described in this document are subject to foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA
 CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is
 granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- · The information contained herein is subject to change without notice.



Purchase of TOSHIBA I^2C components conveys a license under the Philips I^2C Patent Rights to use these components in an I^2C system, provided that the system conforms to the I^2C Standard Specification as defined by Philips.

- (9) LCD controller
 - Shift register/built-in RAM LCD driver
 - Supported 16,8 and 4 Gray-levels and Black and White
 - Hardware Blinking Cursor
- (10) SDRAM Controller
 - Supported 16M,64M and 128Mbit-SDRAM with 16bit Data-bus
- (11) Timer for real-time clock (RTC)
 - Based on TC8521A
- (12) Key-on wake up (Interrupt key input)
- (13) 10-bit A/D converter: 8 channels
- (14) Watch dog timer
- (15) Melody/alarm generator
 - Melody: Output of clock 4 to 5461Hz
 - Alarm: Output of the 8 kinds of alarm pattern
 - Output of the 5 kinds of interval interrupt
- (16) Chip select/Wait controller: 4 channels
- (17) MMU
 - Expandable up to 136M bytes (4 local area/8bank method)
- (18) Interrupts: 43 interrupts
 - 9 CPU interrupts: Software interrupt instruction and illegal instruction
 - 28 internal interrupts: Seven selectable priority levels
 - 6 external interrupts: Seven selectable priority levels(4-edge selectable)
- (19) Input/output ports: 77 pins (at External 16-bit data bus memory)
- (20) Stand-by function

Three Halt modes: Idle2 (programmable), Idle1, Stop

- (21) Triple-clock controller
 - Clock doubler (DFM)
 - Clock gear function: Select a High-frequency clock fc to fc/16
 - RTC (fs=32.768kHz)
- (22) Operating voltage
 - VCC = 2.7 V to 3.6 V (fc max = 27 MHz)
 - VCC = 3.0 V to 3.6 V (fc max = 36 MHz)
- (23) Package
 - 144-pin QFP: LQFP144 P -1616 0.40
 - 144-pad Dice form




Figure 1.1 TMP91C820A Block Diagram

2. PIN ASSIGNMENT AND PIN FUNCTIONS

The assignment of input/output pins for the TMP91C820AF, their names and functions are as follows:

2.1 Pin Assignment Diagram

Figure 2.1 shows the pin assignment of the TMP91C820AF.




Figure 2.1 Pin assignment diagram (144-pin QFP)

PAD layout

(Chi _l	p size 5.75mi	m × 5.63r	nm)						Unit:	J m	
PIN	Name	X	Y	PIN	Name	X	Y	PIN	Name	X	Y
No		point	point	No		point	point	No		point	point
1	P81	-2742	2128	49	PC7	-485	-2682	97	P37	2736	758
2	P82	-2742	2004	50	EMU0	-370	-2682	98	VDD	2736	872
3	P83	-2742	1888	51	EMU1	-256	-2682	99	P20	2736	986
4	P84	-2742	1774	52	PD1	-142	-2682	100	VSS	2736	1202
5	P85	-2742	1660	53	PD2	-28	-2682	101	P21	2736	1318
6	P86	-2742	1546	54	PD3	86	-2682	102	P22	2736	1432
7	P87	-2742	1432	55	PD4	200	-2682	103	P23	2736	1546
8	AVSS	-2742	1318	56	PE0	314	-2682	104	P24	2736	1660
9	AVDD	-2742	1204	57	PE1	428	-2682	105	P25	2736	1774
10	P92	-2742	892	58	PE2	542	-2682	106	P26	2736	1888
11	P93	-2742	778	59	PE3	656	-2682	107	P27	2736	2004
12	P94	-2742	664	60	PE4	770	-2682	108	P50	2736	2128
13	P95	-2742	550	61	PE5	884	-2682	109	P51	2188	2676
14	P96	-2742	436	62	PE6	998	-2682	110	P52	2062	2676
15	P97	-2742	322	63	PE7	1112	-2682	111	P53	1948	2676
16	PA0	-2742	208	64	VSS	1246	-2682	112	P56	1834	2676
17	PA1	-2742	94	65	P00	1378	-2682	113	P60	1720	2676
18	PA2	-2742	-20	66	P01	1492	-2682	114	P61	1606	2676
19	PA3	-2742	-134	67	P02	1606	-2682	115	P62	1492	2676
20	PA4	-2742	-248	68	P03	1720	-2682	116	VSS	1378	2676
21	PA5	-2742	-362	69	P04	1834	-2682	117	P63	1264	2676
22	PA6	-2742	-476	70	P05	1948	-2682	118	P64	1150	2676
23	PA7	-2742	-590	71	P06	2062	-2682	119	P65	1036	2676
24	PB0	-2742	-704	72	P07	2188	-2682	120	P66	922	2676
25	PB1	-2742	-818	73	P10	2736	-2134	121	P67	808	2676
26	PB3	-2742	-932	74	P11	2736	-2010	122	P70	694	2676
27	PB4	-2742	-1046	75	P12	2736	-1894	123	P71	580	2676
28	VSS	-2742	-1210	76	P13	2736	-1780	124	P72	382	2676
29	PB5	-2742	-1324	77	P14	2736	-1666	125	VDD	268	2676
30	PB6	-2742	-1438	78	P15	2736	-1552	126	P73	68	2676
31	PC0	-2742	-1552	79	P16	2736	-1438	127	P74	-46	2676
32	PC1	-2742	-1666	80	VSS	2736	-1318	128	P75	-160	2676
33	PC2	-2742	-1780	81	P17	2736	-1066	129	P76	-274	2676
34	PC3	-2742	-1894	82	P40	2736	-952	130	P77	-388	2676
35	PC4	-2742	-2010	83	P41	2736	-838	131	PD6	-520	2676
36	PC5	-2742	-2134	84	P42	2736	-724	132	PD7	-634	2676
37	PF0	-2194	-2682	85	P43	2736	-610	133	PF3	-748	2676
38	PF1	-2068	-2682	86	P44	2736	-496	134	PF4	-862	2676
39	PF2	-1954	-2682	87	P45	2736	-382	135	PF5	-976	2676
40	PD0	-1840	-2682	88	P46	2736	-268	136	VSS	-1090	2676
41	AM0	-1726	-2682	89	P47	2736	-154	137	PF6	-1204	2676
42	VDD	-1612	-2682	90	P30	2736	-40	138	PF7	-1318	2676
43	X2	-1410	-2682	91	P31	2736	74	139	P90	-1432	2676
44	VSS	-1244	-2682	92	P32	2736	188	140	P91	-1546	2676
45	X1	-1079	-2682	93	P33	2736	302	141	NMIV	-1660	2676
46	AM1	-963	-2682	94	P34	2736	416	142	VREFL	-1954	2676
47	RESETV	-849	-2682	95	P35	2736	530	143	VREFH	-2068	2676
48	PC6	-734	-2682	96	P36	2736	644	144	P80	-2194	2676
70	100	-134	-2002	70	1 30	2130	0-1-1	144	ΓOU	-2194	2070

2.2 Pin Names and Functions

The names of the input/output pins and their functions are described below.

Table 2.2 Pin names and functions.

Pin Name	Number of Pins	I/O	Functions
P00 to P07	8	I/O	Port 0: I/O port that allows I/O to be selected at the bit level
D0 to D7		I/O	Data (lower): bits 0 to 7 of data bus
P10 to P17	8	I/O	Port 1: I/O port that allows I/O to be selected at the bit level
			(When used to the external 8bit bus)
D8 to D15		I/O	Data (upper): bits 8 to15 of data bus
P20 to P27	8	Output	Port 2: I/O port
A16 to A23		Output	Address: bits 16 to 23 of address bus
P30 to P37	8	Output	Port 3: I/O port
A8 to A15		Output	Address: bits 8 to 15 of address bus
P40 o P47	8	Output	Port 4: I/O port
A0 to A7		Output	Address: bits 0 to 7 of address bus
PZ0	1	Output	Port Z0:Output port
/RD		Output	Read: strobe signal for reading external memory
PZ1	1	Output	Port Z1:Output port
/WR		Output	Write: strobe signal for writing data to pins D0 to D7
PZ2	1	I/O	Port Z2: I/O port (with pull-up resistor)
/HWR		Output	High Write: strobe signal for writing data to pins D8 to D15
PZ3	1	I/O	Port Z3: I/O port (with pull-up resistor)
R/\overline{W}		Output	Read/Write: 1 represents Read or Dummy cycle; 0 represents write cycle.
/SRWR		Output	Write for SRAM: strobe signal for writing data.
P56	1	I/O	Port 56: I/O port (with pull-up resistor)
/WAIT		Input	Wait: pin used to request CPU bus wait
P60	1	Output	Port 60:Output port
/CS0		Output	Chip select 0: Outputs "0" when address is within specified address area.
P61	1	Output	Port 61:Output port
/CS1		Output	Chip Select 1: outputs "0" when address is within specified address area
/SDCS		Output	Chip Select for SDRAM: outputs "0" when address is within SDRAM address area
P62	1	Output	Port 62: Output port
/CS2	1	Output	Chip Select 2: outputs "0" when address is within specified address area
/CS2A		Output	Expand Chip Select: 2A: outputs 0 when address is within specified address area
P63	1	Output	Port 63:Output port
/CS3	1	Output	Chip Select 3: outputs "0" when address is within specified address area
P64		Output	Port 64: Output port
EA24	1	Output	Chip Select 24: outputs "0" when address is within specified address area
/CS2B		Output	Expand Chip Select: 2B: outputs "0" when address is within specified address area
P65		Output	Port 65: Output port
EA25	1	Output	Chip Select 25: outputs "0" when address is within specified address area
/CS2C		Output	Expand Chip Select: 2C: outputs "0" when address is within specified address area
P66		Output	Port 66: Output port
/CS2D	1	Output	Expand Chip Select: 2D: outputs "0" when address is within specified address area
/SRLB		Output	Lower Byte enable for SRAM: outputs "0" when lower-data is enable.
P67		Output	Port 67: Output port
/CS2E	1	Output	Expand Chip Select: 2E: outputs "0" when address is within specified address area
/SRUB		Output	Upper Byte enable for SRAM: outputs "0" when upper-data is enable.

Pin Name	Number of Pins	I/O	Functions
P70		I/O	Port 70: I/O port
SCK	1	I/O	Serial bus interface clock I/O data at SIO mode
OPTRX0		Input	Serial-0 recive data
P71	1	I/O	Port 71: I/O port
S0		Output	Serial bus interface send data at SIO mode
SDA		I/O	Serial bus interface send/recive data at I2C mode
			Open drain output mode by programmable
OPTRX0		Output	Serial-0 send data
P72	1	I/O	Port 72: I/O port
SI		Output	Serial bus interface recive data at SIO mode
SCL		Output	Serial bus interface clock I/O data at I2C mode
			Open drain output mode by programmable
P73	1	I/O	Port 73: I/O port
/CS2F		Output	Expond Chip Select 2F: outputs outputs "0" when address is within specified address area
P74	1	I/O	Port 74: I/O port
/CS2G		Output	Expond Chip Select 2G: outputs outputs "0" when address is within specified address area
P75	1	I/O	Port 75: I/O port
/CSEXA	1	Output	Expand Chip Select EXA: outputs outputs "0" when address is within specified address
CSEAA		Output	area
P76	1	I/O	Port 76: I/O port
MSK		Input	Mask: Use for disable to output VEECLK for LCD-driver
P77	1	I/O	Port 77: I/O port
VEECLK		Output	Output 32.768KHz clock to LCD-driver. (can be disabled by MSK-pin)
P80 to P87	8	Input	Port 80 to 87 port: Pin used to input ports
AN0 to AN7		Input	Analog input 0 to 7: Pin used to Input to A/D conveter
ADTRG		Input	A/D trigger: Signal used to request A/D start (with used to P83)
P90 to P97	8	Input	Port: 90 to 97 port: Pin used to input ports
KI0 to KI7		Input	Key input 0 to 7: Pin used of Key on wake-up 0 to 7
			(schmitt input, with pull-up register)
PA0 to PA7	8	Output	Port: A0 to A7 port: Pin used to output ports
KO0 to KO7		Output	Key output 0 to 7: Pin used of Key-scan strobe 0 to 7
PB0	1	I/O	Port B0: I/O port
TA0IN		Input	8bit timer 0 input: Timer 0 input
TXD2		Output	Serial 2 send data: Open drain output pin by programmable
PB1	1	I/O	Port B1: I/O port
TA1OUT		Output	8bit timer 1 output: Timer 1 output
RXD2		Input	Serial 2 receive data
PB3	1	I/O	Port B3: I/O port
INT0		input	Interrupt request pin0: Interrupt request pin with programmable level / rising /
			Falling edge
PB4	1	I/O	Port B4: I/O port
INT1		input	Interrupt request pin1: Interrupt request pin with programmable rising /
			Falling edge

Pin Name	Number of Pins	I/O	Functions
PB5	1	I/O	Port B5: I/O port
INT2		Input	Interrupt request pin2 : Interrupt request pin with programmable rising /falling edge
			8bit timer 3 output: Timer 3 output
TA3OUT		Output	8bit timer 3 output: Timer 2 output or Timer 3 output
PB6	1	I/O	Port B6 : I/O port
INT3		Input	Interrupt request pin3: Interrupt request pin with programmable rising /falling edge Timer B0 output
TB0OUT0		Outout	8bit timer 0 output: Timer 0 output or Timer 1 output
PC0	1	I/O	Port C0: I/O port
TXD0		Output	Serial 0 send data: Open drain output pin by programmable
PC1	1	I/O	Port C1: I/O port
RXD0		Input	Serial 0 receive data
PC2	1	I/O	Port C2: I/O port
SCLK0		I/O	Serial 0 clock I/O
CTS0		Input	Serial 0 data send enable (Clear to Send)
PC3	1	I/O	Port C3: I/O port
TXD1		Output	Serial 1 send data: Open drain output pin by programmable
PC4	1	I/O	Port C4: I/O port
RXD1		Input	Serial 1 receive data
PC5	1	I/O	Port C5: I/O port
SCLK1		I/O	Serial 1 clock I/O
CTS1		Input	Serial 1 data send enable (Clear to Send)
PD0	1	Output	Port D0: Output port
D1BSCP		Output	LCD driver output pin
PD1	1	Output	Port D1: Output port
D2BLP		Output	LCD driver output pin
PD2	1	Output	Port D2: Output port
D3BFR		Output	LCD driver output pin
PD3	1	Output	Port D3: Output port
DLEBCD	1	Output	LCD driver output pin
PD4	1	Output	Port D4: Output port
DOFFB	1	Output	LCD driver output pin
PD6 /ALARM	1	Output	Port D6: Output port RTC alarm output pin
/MLDALM		Output Output	Melody / Alarm output pin (inverted)
PD7	1	Output	Port D7: Output port
MLDALM		Output	Melody / Alarm output pin
PE0 to PE7	8	I/O	Port E0 to E7: I/O port
LD0 to LD7		Output	Data Bus for LCD-driver
PF0	1	I/O	Port F0: Output port
/SDRAS		Output	Row Address Storobe for SDRAM: outputs "0" when address is within SDRAM address area
PF1	1	I/O	Port F1: Output port
/SDCAS		Output	Column Address Storobe for SDRAM: outputs "0" when address is within SDRAM
			address area

Pin Name	Number of Pins	I/O	Functions
PF2	1	Output	Port F2: Output port
/SDWE		Output	Write Enable for SDRAM
PF3	1	Output	Port F3: Output port
SDLDQM		Output	Lower Data enable for SDRAM
PF4	1	Output	Port F4: Output port
SDUDQM		Output	Upper Data enable for SDRAM
PF5	1	Output	Port F5: Output port
SDCKE		Output	Clock Enable for SDRAM
PF6	1	Output	Port F6: Output port
SDCLK		Output	Clock for SDRAM
PF7	1	Output	Port F7: Output port
/PS	1	Input	Power Save mode setting terminal
/NMI		Input	Non-Maskable Interrupt Request : interrupt request pin with programmable falling
			edge level or with both edge levels programmable
AM0 to 1	2	Input	Operation mode:
			Fixed to AM1="1",AM0="1" when using internal-ROM.
			Fixed to AM1="0",AM0="1" when using external-ROM
			by 16-bit external bus.
			Fixed to AM1="0",AM0="0" when using external-ROM
			by 8-bit external bus.
EMU0	1	Output	Open pin
EMU1	1	Output	Open pin
RESET	1	Input	Reset: initializes TMP91C820AF. (With pull-up resistor)
VREFH	1	Input	Pin for reference voltage input to AD converter (H)
VREFL	1	Input	Pin for reference voltage input to AD converter (L)
X1/X2	2	I/O	High-frequency oscillator connection pins
XT1/XT2	2	I/O	Low-frequency oscillator connection pins
AVCC	1		Power supply pin for AD converter
AVSS	1		GND pin for AD converter (0 V)
DVCC	3		Power supply pins (All Vcc pins should be connecyed with the power Supply pin).
DVSS	7		GND pins (All pins shoold be connected with GND(0V).

3. OPERATION

This following describes block by block the functions and operation of the TMP91C820A.

Notes and restrictions for eatch book are outlined in "6, Precautions and Restrictions " at the end of this manual.

3.1 CPU

The TMP91C820A incorporates a high-performance 16-bit CPU (the 900/L1 CPU). For CPU operation, see the "TLCS-900/L1 CPU".

The following describe the unique function of the CPU used in the TMP91C820A; these functions are not covered in the TLCS-900/L1 CPU section.

3.1.1 Reset

When resetting the TMP91C820A microcontroller, ensure that the power supply voltage is within the operating voltage range, and that the internal high-frequency oscillator has stabilized. Then hold the /RESET input to Low level for at least 10 system clocks (ten states: 80 µs at 4 MHz).

When the reset is accept, the CPU:

 Sets as follows the program counter (PC) in accordance with the reset vector stored at address FFFF00H to FFFF02H:

```
PC<7 to 0> ← value at FFFF00H address
PC<15 to 8> ← value at FFFF01H address
PC<23 to 16>←value at FFFF02H address
```

- Sets the stack pointer (XSP) to 100H.
- Sets bits <IFF2:0> of the status register (SR) to 111 (sets the interrupt level mark register to level 7).
- Sets the <MAX> bit of the status register to 1 (MAX mode).
 (Note: As this product does not support MIN mode, do not write a 0 to the <MAX>)
- Clears bits $\langle RFP2:0 \rangle$ of the status register to 000 (sets the register bank to 0).

When reset is released, the CPU starts executing instructions in accordance with the program counter settings. CPU internal registers not mentioned above do not change when the reset is released.

When the reset is accepted, the CPU sets internal I/O, ports, and other pins as follows.

- Initializes the internal I/O registers.
- Sets the port pins, including the pins that also act as internal I/O, to general-purpose input or output port mode.

(Note1) The CPU internal register(except to PC,SR,XSP) and internal RAM data do not change by resetting.

Figure 3.1.1 is a reset timing of the TMP91C820A.




Figure 3.1.1 TMP91C820A Reset Timing Example (the case of using external-ROM)

3.2 Memory Map

Figure 3.2.1 is a memory map of the TMP91C820A.




Figure 3.2.1 Memory Map

(note): Address 000FE0H – 000FEFH is assigned for the external memory area of Built-in RAM type LCD driver.

3.3 Triple Clock Function and Standby Function


TMP91C820A contains (1) a clock gear, (2) clock doubler (DFM), (3) standby controller and (4) noise-reducing circuit. It is used for low-power, low-noise systems.

This chapter is organized as follows:

- 3.3.1 Block diagram of system clock
- 3.3.2 SFRs
- 3.3.3 System clock controller
- 3.3.4 Prescaler clock controller
- 3.3.5 Clock doubler (DFM)
- 3.3.6 Noise-reducing circuit
- 3.3.7 Standby controller

The clock operating modes are as follows: (a) Single Clock Mode (X1, X2 pins only), (b) Dual Clock Mode (X1, X2, XT1 and XT2 pins) and (c) Triple Clock Mode (the X1, X2, XT1 and XT2 pins and DFM).

Figure 3.3.1 shows a transition figure.



(c) Triple clock mode trasision Figure

*NOTE)

- It's prohibited to control DFM in SLOW mode when shifting from SLOW mode to NORMAL mode with use of DFM. (DFM Start up/Stop/Change Write to DFMCR0<ACT1:0> resister)
- If you shift from NORMAL mode with use of DFM to NORMAL mode, the instruction should be separated into two procedures as below. Change CPU clock->Stop DFM circuit
- It's prohibited to shift from NORMAL mode with use of DFM to STOP mode directly. You should set NORMAL
 mode once, and then shift to STOP mode.(You should stop high frequency oscillator after you stop DFM.)

Figure 3.3.1 System clock block diagram

The clock frequency input from the X1 and X2 pins is called fc and the clock frequency input from the XT1 and XT2 pins is called fs. The clock frequency selected by SYSCR1<SYSCK> is called the system clock f_{FPH} . The system clock f_{SYS} is defined as the divided clock of f_{FPH} , and one cycle of f_{SYS} is defined to as one state.

3.3.1 Block diagram of system clock




Figure 3.3.2 Block Diagram of System clock

3.3.2 SFR

		7	6	5	4	3	2	1	0		
SYSCR0	bit Symbol	XEN	XTEN	RXEN	RXTEN	RSYSCK	WUEF	PRCK1	PRCK0		
(00E0H)	Read/Write	RW									
	After reset	1	1	1	0	0	0	0	0		
	Function	High-frequen cy oscillator (fc) 0: Stop 1: Oscillation	Low-frequen cy oscillator (fs) 0: Stop 1: Oscillation (Note2)	High-frequen cy oscillator (fc) after release of Stop Mode 0: Stop 1: Oscillation	Low-frequen cy oscillator (fs) after release of Stop Mode 0: Stop 1: Oscillation	Selects clock after release of Stop Mode 0: fc 1: fs	Warm-up Timer 0: Write Don't care 1: Write start timer 0: Read end warm-up 1: Read do not end warm-up	Select presca 00: fFPH (Note 01: reserved 10: fc/16 11: reserved			
CVCCD4		7	6	5	4	3	2	1	0		
SYSCR1 (00E1H)	bit Symbol					SYSCK	GEAR2	GEAR1	GEAR0		
(002)	Read/Write						R/	W			
	After reset					0	1	0	0		
	Function					Select system clock 0: fc 1: fs		d)	quency (fc)		
SYSCR2		7		5	4	3	2	1	0		
(00E2H)	bit Symbol	PSENV		WUPTM1	WUPTM0	HALTM1	HALTM0	SELDRV	DRVE		
(/	ReadWrite	RW		R/W	RW	R/W	R/W	R/W	R/W		
	After reset	0		1	0	1	1	0	0		
	Function	1:Disable 0:power save mode enable (Note3)		Warm-Up Tim 00: reserved 01: 2 ⁸ /inputted 10:2 ¹⁴ 11:2 ¹⁶		HALT mode 00: reserved 01: STOP mo 10: IDLE1 mo 11: IDLE2 mo	de	<drve> mode select 1: STOP 0: IDLE1</drve>	Pin state control in STOP mode 0: I/O off 1: Remains the state before HALT		

(note1): By reset, low-frequency oscilltor is enabled.

(note2): It's prohibit to use to fc/16 prescaler clock when SBI block use.(I2C bus & clock synchronous)

(note3): When you use NMI/PS p in as NMI function, set <PSETV> to "1".

Figure 3.3.3 SFR for system clock

Symbol	Name	Address		7	:	6	5	4	3	2	1	0
				ACT1		ACT0	DLUPFG	DLUPTM				
				R/W		R/W	R	R/W			i !	
	DFM			0		0	0	0			<u> </u>	
DFMCR0	Control	E8H		DFM	LU	P select f _{FPH}	Lock up	Lock-up Time				
Dimeno	Register 0		00	STOP	STOF	fosch		0: 212 f OSCH			į	
			01	RUN	RUN	f_{OSCH}	0: end	1: 210 fosch			i	
			10	RUN	STOF	f _{DFM}	1: not end	· .		!	! !	
			11	RUN	STOF	fosch	!				! •	
	DFM							DFM re	evision			
DFMCR1	Control	Е9Н		Input frequency 4~9MHz(@2.7V~3.6V): write "0BH"								
	Register 0											

Figure 3.3.4 SFR for DFM

Limitation point on the use of DFM

- 1. It's prohibited to execute DFM enable/disable control in the SLOW mode(fs) (write to DFMCR0<ACT1:0>="10"). You should control DFM in the NORMAL mode.
- 2. If you stop DFM operation during using DFM(DFMCR0<ACT1:0>="10") , you shouldn't execute that change the clock f_{DFM} to f_{OSCH} and stop the DFM at the same time. Therefore the above executions should be separated into two procedures as showing below.

LD (DFMCR0),C0H ; change the clock f_{DFM} to f_{OSCH}

LD (DFMCR0),00H ; DFM stop

3. If you stop high frequency oscillator during using DFM (DFMCR0<ACT1:0>="10"), you should stop DFM before you stop high frequency oscillator.

Please refer to 3.3.5 Clock Doubler (DFM) for the details.

		7	6	5	4	3	2	1	0				
EMCCR0	bit Symbol	PROTECT	TA3LCDE	AHOLD	TA3MLDE		EXTIN	DRVOSCH	DRVOSCL				
(00E3H)	Read/Write	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
	After reset	0	0	0	0	0	0	1	1				
	Function	Protect flag 0: OFF 1: ON	LCDC Source clock 0:32KHz 1:TA3OUT	Address hold (*Note) 0;normal 1:enable	Melody/Alarm Source clock 0:32KHz 1:TA3OUT	Always fixed to "0"	1: External clock	fc oscillator driver ability 1: NORMAL 0: WEAK	fs oscillator driver ability 1: NORMAL 0: WEAK				
EMCCR1 (00E4H)	bit Symbol Read/Write After reset Function	Switching the protect ON/OFF by write to following 1 st -KEY,2 rd -KEY 1 st -KEY: EMCCR1=5AH,EMCCR2=A5H in succession write											
EMCCR2 (00E5H)	bit Symbol Read/Write After reset Function	2 rd -KEY: EMCCR1=A5H,EMCCR2=5AH in succession write											
	bit Symbol		ENFROM	ENDROM	ENPROM		FFLAG	DFLAG	PFLAG				
EMCCR3	Read/Write		R/W	R/W	R/W		R/W	R/W	R/W				
(00E6H)	After reset		0	0	0		0	0	0				
	Function		CS1A area detect control 0: disable 1: enable	CS2B-2G area detect control 0: disable 1: enable	CS2A area detect control 0: disable 1: enable		CS1A write Operation flag When reading "0": not written "1": written When writing "0": clear flag	CS2B-2G write peration Flag	CS2A write Operation Flag				

Figure 3.3.5 SFR for noise-reducing

Note: When getting access to the logic address 000000H to 003000H and FFE000H to FFFFFFH, A0 to A23 holds the previous address.

3.3.3 System clock controller

The system clock controller generates the system clock signal (f_{SYS}) for the CPU core and internal I/O. It contains two oscillation circuits and a clock gear circuit for high-frequency (fc) operation. The register SYSCR1<SYSCK> changes the system clock to either fc or fs, SYSCR0<XEN> and SYSCR0<XTEN> control enabling and disabling of each oscillator, and SYSCR1<GEAR0 to GEAR2> sets the high-frequency clock gear to either 1, 2, 4, 8 or 16 (fc, fc/2, fc/4, fc/8 or fc/16). These functions can reduce the power consumption of the equipment in which the device is installed.

The combination of settings $\langle XEN \rangle = 1$, $\langle XTEN \rangle = 0$, $\langle SYSCK \rangle = 0$ and $\langle GEAR0 \rangle = 100$ will cause the system clock (f_{SYS}) to be set to $f_{C}/32$ ($f_{C}/16 \times 1/2$) after a Reset.

For example, f_{SYS} is set to 0.5 MHz when the 16-MHz oscillator is connected to the X1 and X2 pins.

(1) Switching from Normal Mode to Slow Mode

When the resonator is connected to the X1 and X2 pins, or to the XT1 and XT2 pins, the warm-up timer can be used to change the operation frequency after stable oscillation has been attained.

The warm-up time can be selected using SYSCR2<WUPTM0,WUPTM1>.

This warm-up timer can be programmed to start and stop as shown in the following examples 1 and 2.

Table 3.3.1 shows the warm-up time.

Note 1: When using an oscillator (other than a resonator) with stable oscillation, a warm-up timer is not needed.

Note 2: The warm-up timer is operated by an oscillation clock. Hence, there may be some variation in warm-up time.

Warming-up Time SYSCR2 <wuptm1,wuptm0></wuptm1,wuptm0>	Change to Normal Mode	Change to Slow Mode
01 (2 ⁸ / frequency)	16 (μs)	7.8 (ms)
10 (2 ¹⁴ / frequency)	1.024 (ms)	500 (ms)
11 (2 ¹⁶ / frequency)	4.096 (ms)	2000 (ms)

Table 3.3.1 Warming-up times

at $f_{OSCH} = 16 \text{ MHz}$, fs = 32.768 kHz


Example 1-Setting the clock

Changing from high frequency (fc) to low frequency (fs).

SYSCR0	EQU	00E0H	
SYSCR1	EQU	00E1H	
SYSCR2	EQU	00E2H	
	LD	(SYSCR2), X-11X-B	; Sets warm-up time to 2 ¹⁶ /fs.
	SET	6, (SYSCR0)	; Enables low-frequency oscillation.
	SET	2, (SYSCR0)	; Clears and starts warm-up timer.
WUP:	BIT	2, (SYSCR0)	; Detects stopping of warm-up timer.
	JR	NZ, WUP	; J Detects stopping of warm-up timer.
	SET	3, (SYSCR1)	; Changes f _{SYS} from fc to fs.
	RES	7, (SYSCR0)	; Disables high-frequency oscillation.

(Note) "x" means don't care

[&]quot;-" means no change




Example 2-Setting the clock

Changing from low frequency (fs) to high frequency (fc).

SYSCR0	EQU	00E0H	
SYSCR1	EQU	00E1H	
SYSCR2	EQU	00E2H	
	LD	(SYSCR2), X-10X-B	; Sets warm-up time to 2 ¹⁴ /fc.
	SET	7, (SYSCR0)	; Enables high-frequency oscillation.
	SET	2, (SYSCR0)	; Clears and starts warm-up timer.
WUP:	BIT	2, (SYSCR0)	; Detects stopping of warm-up timer.
	JR	NZ, WUP	; J Detects stopping of warm-up timer.
	RES	3, (SYSCR1)	; Changes f _{SYS} from fs to fc.
	RES	6. (SYSCR0)	: Disables low-frequency oscillation.

(Note) "x" means don't care

"-" means no change



(2) Clock gear controller

When the high-frequency clock fc is selected by setting SYSCR1<SYSCK> = 0, f_{FPH} is set according to the contents of the Clock Gear Select Register SYSCR1<GEAR0 to GEAR2> to either fc, fc/2, fc/4, fc/8 or fc/16. Using the clock gear to select a lower value of f_{FPH} reduces power consumption.

Example 3

Changing to a high-frequency gear

X: Don't care

(High-speed clock gear changing)

To change the clock gear, write the register value to the SYSCR1<GEAR2-0> register. It is necessary the warmming up time until changing after writing the register value.

There is the possibility that the instruction next to the clock gear changing instruction is executed by the clock gear before changing. To execute the instruction next to the clock gear switching instruction by the clock gear after changing, input the dummy instruction as follows (instruction to execute the write cycle).

```
(Example)

SYSCR1 EQU 00E1H

LD (SYSCR1), XXXX0001B ; Changes f<sub>SYS</sub> to fc/4.

LD (DUMMY), 00H ; Dummy instruction

Instruction to be executed after clock gear has changed
```

3.3.4 Prescaler clock controller

For the internal I/O (TMRA01 to 23, SIO0 to 1,SBI) there is a prescaler which can divide the clock.

The ϕT clock input to the prescaler is either the clock f_{FPH} divided by 2 or the clock $f_{C}/16$ divided by 2. The setting of the SYSCR0 <PRCK0 to PRCK1> register determines which clock signal is input.

The ϕ T0 clock input to the prescaler is either the clock f_{FPH} divided by 4 or the clock fc/16 divided by

4. The setting of the SYSCR0 <PRCK0 to PRCK1> register determines which clock signal is input.


3.3.5 Clock doubler (DFM)

DFM outputs the f_{DFM} clock signal, which is four times as fast as f_{OSCH} . It can use the low-frequency oscillator, even though the internal clock is high-frequency.


A Reset initializes DFM to Stop status, setting to DFMCR0-register is needed before use.

Like an oscillator, this circuit requires time to stabilize. This is called the lock-up time.

The following example shows how DFM is used.



X: Don't care



(note) Input frequency limitation and correction for DFM

Recommend to use Input frequency(High speed oscillation) for DFM in the following condition.

$$f_{OSCH} = 4 \sim 6.75 MHz \text{ (Vcc} = 2.7 \sim 3.6 V)$$
: write 0BH to DFMCR1

Limitation point on the use of DFM

- 1. It's prohibited to execute DFM enable/disable control in the SLOW mode(fs) (write to DFMCR0<ACT1:0>="10"). You should control DFM in the NORMAL mode.
- 2. If you stop DFM operation during using DFM (DFMCR0<ACT1:0>="10"), you shouldn't execute the commands that change the clock f_{DFM} to f_{OSCH} and stop the DFM at the same time. Therefore the above execution should be separated into two procedures as showing below.

LD (DFMCR0),C0H ; Change the clock f_{DFM} to f_{OSCH}

LD (DFMCR0),00H ; DFM stop

3. If you stop high frequency oscillator during using DFM(DFMCR0<ACT1:0>="10"), you should stop DFM before you stop high frequency oscillator.

Examples of settings are below.

(1) Start Up / Change Control

(OK) Low frequency oscillator operation mode(f_s) (high frequency oscillator STOP)

High frequency oscillator start up $\,$ High frequency oscillator operation mode(f_{OSCH}) $\,$ DFM start up $\,$ DFM use mode (f_{DFM})

```
LD
                   (SYSCR0), 11---1--B
                                                ; High frequency oscillator start up/ Warming up start
WUP:
         BIT
                   2,(SYSCR0)
                                                  Check for the flag of warming up end
         JR
                   NZ,WUP
                                                ; Change the system clock fs to fosch
         LD
                   (SYSCR1), ----0---B
         LD
                   (DFMCR0),01-0----B
                                                ; DFM start up / lock up start
LUP:
         BIT
                   5, (DFMCR0)
                                                    Check for the flag of lock up end
         JR
                   NZ,LUP
         LD
                   (DFMCR0),10-0----B
                                                ; Change the system clock fosch to form
```

 $(OK) \quad Low \ frequency \ oscillator \ operation \ mode(f_s) \ (high \ frequency \ oscillator \ Operate)$

 $High\ frequency\ oscillator\ \ operation\ mode(f_{OSCH})\quad DFM\ start\ up \qquad DFM\ use\ mode\ (f_{DFM})$

(NG) Low frequency oscillator operation $mode(f_s)$ (high frequency oscillator STOP)

High frequency oscillator start up DFM start up DFM use mode (f_{DFM})

```
LD
                    (SYSCR0),11---1--B; High frequency oscillator start up/ Warming up start
WUP:
          BIT
                    2,(SYSCR0)
                                                      Check for the flag of warming up end
          JR
                    NZ,WUP
                                                    ; DFM start up / lock up start
          LD
                    (DFMCR0),01-0----B
LUP:
          BIT
                    5, (DFMCR0)
                                                       Check for the flag of lock up end
          JR
                    NZ,LUP
          LD
                    (DFMCR0),10-0----B
                                                    ; Change the internal clock f<sub>OSCH</sub> to f<sub>DFM</sub>
          LD
                    (SYSCR1), -----B
                                                   ; Change the system clock fs to f<sub>DFM</sub>
```

- (2) Change / Stop Control
 - (OK) DFM use mode (f_{DFM}) High frequency oscillator operation mode (f_{OSCH}) DFM Stop Low frequency oscillator operation mode (f_s) High frequency oscillator stop
 - LD (DFMCR0),11-----B ; Change the system clock f_{DFM} to f_{OSCH}
 - LD (DFMCR0),00-----B ; DFM stop
 - $\begin{array}{lll} LD & (SYSCR1), \; -\text{---}1-\text{--B} & ; Change \; the \; system \; clock \; f_{OSCH} \; to \; fs \\ LD & (SYSCR0), \; 0\text{------B} & ; High \; frequency \; oscillator \; stop \\ \end{array}$
 - (NG) DFM use mode (f_{DFM}) Low frequency oscillator operation mode (f_s) DFM stop High frequency oscillator stop
 - LD (SYSCR1), ----1---B ; Change the system clock $f_{DFM} \ to \ f_S$
 - $LD \qquad \qquad (DFMCR0), 11-----B \qquad \qquad ; Change \ the \ internal \ clock \ (f_C) \ f_{DFM \ to} \ f_{OSCH}$
 - LD (DFMCR0),00-----B ; DFM stop
 - LD (SYSCR0), 0-----B ; High frequency oscillator stop
 - (OK) DFM use mode (f_{DFM}) Set the STOP mode
 - High frequency oscillator operation mode (f_{OSCH}) DFM stop HALT(High frequency oscillator stop)
 - LD (SYSCR2), ----01--B ; Set the STOP mode
 - (This command can execute before use of DFM)
 - LD (DFMCR0),11-----B ; Change the system clock f_{DFM} to f_{OSCH}
 - LD (DFMCR0),00-----B ; DFM stop
 - HALT ; Shift to STOP mode
 - (NG) DFM use mode (f_{DFM}) Set the STOP mode HALT(High frequency oscillator stop)
 - LD (SYSCR2), ----01--B ; Set the STOP mode
 - (This command can execute before use of DFM)
 - HALT ; Shift to STOP mode

3.3.6 Noise reduction circuits

Noise reduction circuits are built in, allowing implementation of the following features.

- (1) Reduced drivability for high-frequency oscillator
- (2) Reduced drivability for low-frequency oscillator
- (3) Single drive for high-frequency oscillator
- (4) SFR protection of register contents
- (5) ROM protection of register contents


The above functions are performed by making the appropriate settings in the EMCCR0 to EMCCR3 registers.

(1) Reduced drivability for high-frequency oscillator

(Purpose)

Reduces noise and power for oscillator when a resonator is used.

(Block diagram)



(Setting method)


The drivability of the oscillator is reduced by writing "0" to EMCCR0<DRVOSCH> register. By reset, <DRVOSCH> is initialized to "1" and the oscillator starts oscillation by normal-drivability when the power-supply is on.

(2) Reduced drivability for low-frequency oscillator

(Purpose)

Reduces noise and power for oscillator when a resonator is used.

(Block diagram)



(Setting method)


The drivability of the oscillator is reduced by writing 0 to the EMCCR0<DRVOSCL> register. By Reset, <DRVOSCL> is initialized to "1".

(3) Single drive for high-frequency oscillator

(Purpose)

Not need twin-drive and protect mistake-operation by inputted noise to X2 pin when the external-oscillator is used.

(Block diagram)



(Setting method)

The oscillator is disabled and starts operation as buffer by writing "1" to EMCCR0<EXTIN> register.X2-pin is always outputted"1".

By reset, <EXTIN> is initialized to "0".

(4) Runaway provision with SFR protection register

(Purpose)

Provision in runaway of program by noise mixing.

Write operation to specified SFR is prohibited so that provision program in runaway prevents that it is it in the state which is fetch impossibility by stopping of clock, memory control register (CS/WAIT controller, MMU) is changed.

And error handling in runaway becomes easy by INTP0 interruption.

Specified SFR list

1. CS/WAIT controller

B0CS, B1CS, B2CS, B3CS, BEXCS, MSAR0, MSAR1, MSAR2, MSAR3, MAMR0, MAMR1, MAMR2, MAMR3

2. MMU

LOCAL0/1/2/3

3. Clock gear

SYSCR0, SYSCR1, SYSCR2, EMCCR0,EMCCR3

4. DFM

DFMCR0/1

(Operation explanation)

Execute and release of protection (write operation to specified SFR) become possible by setting up a double key to EMCCR1 and EMCCR2 register.

(Double key)

1st-KEY : Succession writes in 5AH at EMCCR1 and A5H at EMCCR2
2nd-KEY : Succession writes in A5H at EMCCR1 and 5AH at EMCCR2

A state of protection can be confirmed by reading EMCCR0<PROTECT>.

By reset, protection becomes OFF.

And INTPO interruption occurs when write operation to specified SFR was executed with protection on state.

(5) Runaway provision with ROM protection register

(Purpose)

Provision in runaway of program by noise mixing.

(Operation explanation)

When writes operation was executed for external three kinds of ROM by runaway of program, INTP1 is occurred and detects runaway function.

Three kinds of ROM is fixed as for Flash-ROM(Option-Program ROM), Data-ROM, Program-ROM are as follows on the logical address memory map.

1. Flash-ROM: Address 400000H to 7FFFFFH

2. Data-ROM: Address 800000H to BFFFFFH

3. Program-ROM: Address C00000H-FFFFFFH

For these address, admission / prohibition of detection of write operation sets it up with EMCCR3<ENFROM, ENDROM, ENPROM>. And INTP1 interruption occurred with which ROM area in the case that occurred can confirm each with EMCCR3<FFLAG DFLAG, and PFLAG>. This flag is cleared when write in "0".

3.3.7 Standby controller

(1) Halt Modes

When the HALT instruction is executed, the operating mode switches to Idle2, Idle1 or Stop Mode, depending on the contents of the SYSCR2<HALTM1,HALTM0> register.

The subsequent actions performed in each mode are as follows:

① IDLE2: Only the CPU halts.

The internal I/O is available to select operation during IDLE2 mode.by setting the following register.

Table 3.3 2 Shows the registers of setting operation during IDLE2 mode.

Table 3.3.2 SFR seting operation during IDLE2 mode

Internal I/O	SFR
TMRA01	TA01RUN <i2ta01></i2ta01>
TMRA23	TA23RUN <i2ta23></i2ta23>
TMRB0	TB0RUN <i2tb0></i2tb0>
SIO0	SC0MOD1 <i2s0></i2s0>
SIO1	SC1MOD1 <i2s1></i2s1>
A/D converter	ADMOD1 <i2ad></i2ad>
WDT	WDMOD <i2wdt></i2wdt>
SBI	SBI0BR1 <i2sbi0></i2sbi0>

- ② Idle1: Only the oscillator and the RTC (real-time clock) continue to operate.
- ③ Stop: All internal circuits stop operating.

The operation of each of the different Halt Modes is described in Table 3.3.3.

Table 3.3.3 I/O operation during Halt Modes

Halt Mode		IDLE2	IDLE1	STOP	
SYSCR2 <haltm1:0></haltm1:0>		11	10	01	
	CPU	Stop			
	I/O ports	Keep the state when the HALT instruction was executed.	See table 3.3.6		
Block	TMRA,TMRB0		Stop		
	SIO, SBI	Available to select			
	A/D converter	operation block			
	WDT				
	LCDC,SDRAMC				
	Interrupt controller	Operate			
	RTC,MLD	Operate	Operational		
			available		

(2) How to release the Halt mode

These HALT states can be released by resetting or requesting an interrupt. The halt release sources are determined by the combination between the states of interrupt mask register <IFF2-0> and the halt modes. The details for releasing the HALT status are shown in Table 3.3 4.

· Released by requesting an interrupt

The operating released from the halt mode depends on the interrupt enabled status. When the interrupt request level set before executing the HALT instruction exceeds the value of interrupt mask register, the interrupt due to the source is processed after releasing the halt mode, and CPU status executing an instruction that follows the HALT instruction. When the interrupt request level set before executing the HALT instruction is less than the value of the interrupt mask register, releasing the halt mode is not executed. (in non-maskable interrupts, interrupt processing is processed after releasing the halt mode regardless of the value of the mask register.) However only for INT0~INT4 and RTC interrupts, even if the interrupt request level set before executing the HALT instruction is less than the value of the interrupt mask register, releasing the the halt mode is executed. In this case, interrupt processing, and CPU starts executing the instruction next to the HALT instruction, but the interrupt request flag is held at "1".

Releasing by resetting

Releasing all halt status is executed by resetting.

When the Stop mode is released by RESET, it is necessry enough resetting time (see table 3.3.5) to set the operation of the oscillator to be stable.

When releasing the halt mode by resetting, the internal RAM data keeps the state before the "HALT" instruction is executed. However the other settings contents are initialized. (Releasing due to interrupts keeps the state before the "HALT" instruction is executed.)


Status of Received Interrupt		atus of Received Interrupt	Interrupt Enabled (interrupt level) ≥ (interrupt mask)			Interrupt Disabled (interrupt level) < (interrupt mask)		
	Halt mode		Idle2	Idle1	Stop	Idle2	Idle1	Stop
		NMI	0	0	⊚ ^{*1}	-	-	-
ė		INTWDT	©	×	×			_
clearance		INT0 to3 (Note1)	©	©	—— [*] 1	0	0	0,1
ear		INTALM0 to 4	©	©	×	0	0	×
)t	INTTA0 to 3,INTTB00 to 01	<u></u>	×	×	×	×	×
tate	rruj	INTRX0 to 2,TX0 to 2	<u></u>	×	×	×	×	×
Halt state	Interrupt	INTSS0 to 2	<u></u>	×	×	×	×	×
На	I	INTAD	©	×	×	×	×	×
of		INTKEY	©	©	⊚ [*] 1	0	0	0*1
Source		INTRTC	@	©	×	0	0	×
		INTSBI	©	×	×	×	×	×
		INTLCD	©	×	×	×	×	×
	RESET		0	0	0	©	0	0

Table 3.3.4 Source of Halt state clearance and Halt clearance operation

- ②: After clearing the Halt mode, CPU starts interrupt processing. (RESET initializes the microcont.)
- O: After clearing the Halt mode, CPU resumes executing starting from instruction following the HALT instruction.
- ×: It can not be used to release the halt mode.
- -: The priority level (interrupt request level) of non-maskable interrupts is fixed to 7, the highest priority level. There is not this combination type.
- *1: Releasing the halt mode is executed after passing the warmming-up time.
- Note 1: When the Halt mode is cleared by an INT0 interrupt of the level mode in the interrupt enabled status, hold level H until starting interrupt processing. If level L is set before holding level L, interrupt processing is correctly started.

(Example - clearing Idle1 Mode)

An INT0 interrupt clears the Halt state when the device is in Idle1 Mode.



(3) Operation

IDLE2 Mode

In Idle2 Mode only specific internal I/O operations, as designated by the Idle2 Setting Register, can take place. Instruction execution by the CPU stops.

Figure 3.3 6 illustrates an example of the timing for clearance of the Idle2 Mode Halt state by an interrupt.




Figure 3.3.6 Timing chart for Idle2 Mode Halt state cleared by interrupt

Idle1 Mode

In Idle1 Mode, only the internal oscillator and the RTGMLD continue to operate. The system clock in the MCU stops. The pin status in the IDLE1 mode is depended on setting the register SYSCR2<SELDRV,DRVE>. Table 3.3 6 summarizes the state of these pins in the IDLE mode1.

In the Halt state, the interrupt request is sampled as ynchronously with the system clock; however, clearance of the Halt state (i.e. restart of operation) is synchronous with it.

Figure 3.3 7 illustrates the timing for clearance of the Idle1 Mode Halt state by an interrupt.




Figure 3.3.7 Timing chart for Idle1 Mode Halt state cleared by interrup

Stop Mode

When Stop Mode is selected, all internal circuits stop, including the internal oscillator Pin status in Stop Mode depends on the settings in the SYSCR2<DRVE> register. Table 3.3.6 summarizes the state of these pins in Stop Mode.

After Stop Mode has been cleared system clock output starts when the warm-up time has elapsed, in order to allow oscillation to stabilize. After Stop Mode has been cleared, either Normal Mode or Slow Mode can be selected using the SYSCRO<RSYSCK> register. Therefore, <RSYSCK>, <RXEN> and <RXTEN> must be set See the sample warm-up times in Table 3.3.5.

Figure 3.3.8 illustrates the timing for clearance of the Stop Mode Halt state by an interrupt.




Figure 3.3.8 Timing chart for Stop Mode Halt state cleared by interrupt


Table 3.3.5 Sample warm-up times after clearance of Stop Mode

 $@f_{OSCH} = 16 \text{ MHz}, \text{ fs} = 32.768 \text{ kHz}$

SYSCR0	SYSCR2 <wuptm1,wuptm0></wuptm1,wuptm0>						
<rsysck></rsysck>	01 (28)	10 (2 ¹⁴)	11 (2 ¹⁶)				
0 (fc)	16 µ s	1.024 ms	4.096 ms				
1 (fs)	7.8 ms	500 ms	2000 ms				

(Setting Example)

The Stop mode is entered when the low frequency operates, and high frequency operates after releasing due to NMI.



Note: When different modes are used before and after STOP mode as the above mentioned, there is possible to release the HALT mode without changing the operation mode by acceptance of the halt release interrupt request during execution of "HALT" instruction (during 8 state). In the system which accepts the interrupts during execution "HALT" instruction, set the same operation mode before and after the STOP mode.

Table 3.3.6 Pin states in IDLE1/Stop Mode

Pin name	input	t/output	<drve> = 0</drve>	<drve> = 1</drve>	
P00 to P07(D0 to 7)	Input mode		-	-	
	Output mode		_	Output	
	I/O		_	_	
P10 to 17(D8 to 15)	Input mode		_	_	
	Output mode		_	Output	
	I/O		-	=	
P20 to 27(A16 to 23),	Output pin		-	Output	
P30 to 37(A8 to 15),					
P40 to 47(A0 to 7)					
$PZ0(\overline{RD}),PZ1(\overline{WR})$	Output pin		_	'1' output	
PZ2,PZ3,P56	Input mode		_	Input	
	Output mode		-	Output	
P60 to P67	Output pin		_	Output	
P70 to P77	Input mode		_	Input	
	Output mode		_	Output	
P80 to P87	Input pin		_	_	
P90 to P97	Input pin		Input	Input	
PA0 to PA7	Output pin		_	Output	
PB0,PB1,PC0~PC5	Input mode		_	Input	
	Output mode		-	Output	
PB3 to PB6	Input mode		Input	Input	
	Output mode		-	Output	
PD0 to PD4,PD6,PD7	output pin		_	Output	
PE0 to PE7	Input mode		_	Input	
	Output mode		-	Output	
PF0 to PF7	output pin		-	Output	
NMI	Input pin		Input	Input	
RESET	Input		Input	Input	
AM0, AM1	Input		Input	Input	
X1,XT2	Input	IDLE1	Input	Input	
		STOP	_	_	
X2,XT2	Output	IDLE1	Output	Output	
		STOP	"H" Level output	"H" Level output	

- : Input for input mode/input pin is invalid; output mode/output pin is at high impedance.

Input: Input gate in operation. Fix input voltage to "L" or "H" so that input pin stays constant.

Output: Output state

PU*: Programmable pull-up pin. Input gate disabled state. No through-current even if the pin is set to high impedance.

Note: In case of, PF5 to SDCKE setting and it shift to IDLE1/STOP mode during Self Refresh mode, SDCKE output maintain even anything <DRVE> bit data.

3.4 Interrupts

Interrupts are controlled by the CPU Interrupt Mask Register SR<IFF2:0> and by the built-in interrupt controller.

The TMP91C820A has a total of 43 interrupts divided into the following five types:

- Interrupts generated by CPU: 9 sources
 - (Software interrupts, Illegal Instruction interrupt)
- Internal interrupts: 28 sources
- Interrupts on external pins (NMI and INT0 to INT3,INTKEY): 6 sources

A (fixed) individual interrupt vector number is assigned to each interrupt.

One of seven (variable) priority levels can be assigned to each maskable interrupt.

The priority level of ono-maskable interrupts is fixed at 7,the highest level.

When an interrupt is generated, the interrupt controller sends the piority of that interrupt to the CPU.If multiple interrupts are generated simultaneously, the interrupt controller sends the interrupt with the highest priority to the CPU.(The highest priority possible is level 7, used for non-maskable interrupts.)

The CPU compares the priority level of the interrupt with the value of the CPU interrupt mask register <IFF2:0>. If the priority level of the interrupt is higher than the value of the interrupt mask register, the CPU accepts the interrupt.

However, software interrupts and illegal instruction interrupts generated by the CPU are processed without comparison with the <IFF2:0> value.

The interrupt mask register <IFF2:0> value can be updated using the value of the EI instruction(executing EI num sets the content of <IFF2:0> to num). For example, specifying EI3 enables the acceptance of maskable interrupts whose priority level set in the interrupt controller is 3 or higher, and enables the acceptance of non-maskable interrupts. However, if EI or EI0 is specified, maskable interrupts with a priority level of 1 or higher and non-maskable interrupts are accepted (operationally identical to "EI"1).

Operationally,the DI instruction (<IFF2:IFF0>is 7) is identical to the EI 7 instruction,but as the priority level of maskable interrupts is 0 to 6,the DI instruction is used to dasable maskable interrupt. The EI instruction is vaild immediately after execution begins.(With TLCS-90,the EI instruction is vaild after execution of the instruction following the EI insutruction.)

In addition to the general-purpose interrupt processing mode described above, TLCS-900/L1 interrupts have a micro DMA processing mode as well.

Because the CPU transfers (byte transfer, or 4-byte transfer) automatically in micro DMA mode, this mode can be used for speeding up interrupt processing, such as transferring data to I/O.TMP91C 8 20Also has a micro DMA soft start function for requesting micro DMA processing by software not by interrupt.

Figure 3.4.1 shows the overall interrupt processing flow.




Figure 3.4.1 Interrupt and micro DMA processing sequence

3.4.1 General-purpose interrupt processing

When the CPU accepts an interrupt, it usually performs the following sequence of operations. However, in the case of software interrupts and Illegal Instruction interrupts generated by the CPU, the CPU skips steps ① and ③ and executes only steps ②, ④ and ⑤.

- The CPU reads the interrupt vector from the interrupt controller. If there are simultaneous interrupts set to same level, the interrupt controller generates an interrupt vector in accordance with the default priority and clears the interrupt request. (The default priority is already fixed for each interrupt: the smaller the vector value, the higher the priority level.)
- ② The CPU pushes the Program Counter (PC) and Status Register (SR) onto the top of the stack (pointed to by XSP).
- 3 The CPU sets the value of the CPU's Interrupt Mask Register <IFF2:IFF0> to the priority level for the accepted interrupt plus 1. However, if the priority level for the accepted interrupt is 7, the register's value is set to 7.
- The CPU increments the interrupt nesting counter INTNEST by 1.
- ⑤ The CPU jumps to the address indicated by the data at address FFFF00H + interrupt vector, and starts the interrupt processing routine.

When the CPU completed the interrupt processing, use the RETI instruction to return to the main routine. RETI restores the contents of the Program Counter and the Status Register from the stack and decrements the Interrupt Nesting counter INTNEST by 1.

Non-maskable interrupts cannot be disabled by a user program. Maskable interrupts, however, can be enabled or disabled by a user program. A program can set the priority level for each interrupt source. (A priority level setting of 0 or 7 will disable an interrupt request.)

If an interrupt request is received for an interrupt with a priority level equal to or greater than the value set in the CPU Interrupt Mask Register <IFF2:IFF0>, the CPU will accept the interrupt. The CPU Interrupt Mask Register <IFF2:IFF0> is then set to the value of the priority level for the accepted interrupt plus 1.

If, during interrupt processing, an interrupt is generated with a higher level than the interrupt begin currently processed, or if, during non-maskable interrupt processing, a non-maskable interrupt request is generated from another source, the CPU suspends the currently processing routine and accepts the later interrupt. Then, after the CPU finished processing the later interrupt, the CPU returns to the interrupt it previously suspended and resumes processing.

If the CPU receives a request for another interrupt while performing processing steps ① to ⑤, the second interrupt is sampled immediately after execution of the first instruction for its interrupt processing routine. Specifying DI as the start instruction disables maskable interrupt nesting. (Note: In the 900 and 900/L, sampling is performed before execution of the start instruction.)

A Reset initializes the Interrupt Mask Register <IFF2:IFF0> to 111, disabling all maskable interrupts.

Table 3.4.1 shows the TMP91C820A interrupt vectors and micro DMA start vectors. FFFF00H to FFFFFFH (256 bytes) is designated as the interrupt vector area.

Table 3.4.1 TMP91C820A interrupt vectors and micro DMA start vectors

		1		1	1
Default				Vector	Micro
Priority	Type	Interrupt source and source of micro DMA request	Vector	reference	DMA
			value(V)	Address	start vector
1		"Reset" or 「SWI 0」 instruction	0000H	FFFF00H	-
2		「SWI 1」instruction	0004H	FFFF04H	-
3		INTUNDEF: illegal instruction or 「SWI 2」 instruction	0008H	FFFF08H	-
4		「SWI 3」instruction	000CH	FFFF0CH	-
5	Non-	「SWI4」instruction	0010H	FFFF10H	-
6	Maskable	r SWI 5 instruction	0014H	FFFF14H	-
7		「SWI 6」instruction	0018H	FFFF18H	-
8		r SWI 7 instruction	001CH	FFFF1CH	-
9		NMI pin	0020H	FFFF20H	-
10		INTWD: Watchdog timer	0024H	FFFF24H	-
_		(Micro DMA)	-	-	-
11		INTO pin	0028H	FFFF28H	0AH
12		INT1 pin	002CH	FFFF2CH	0BH
13		INT2 pin	0030H	FFFF30H	0CH
14		INT3 pin	0034H	FFFF34H	0DH
15	1	INTALM0: ALM0(8KHz)	0038H	FFFF38H	0EH
16		INTALM1: ALM1(512Hz)	003CH	FFFF3CH	0FH
17		INTALM2: ALM2(64Hz)	0040H	FFFF40H	10H
18		INTALM3: ALM3(2Hz)	0044H	FFFF44H	11H
19		INTALM4: ALM4(1Hz)	0048H	FFFF48H	12H
20		INTTA0 : 8 bit timer0	004CH	FFFF4CH	13H
21	1	INTTA1 : 8 bit timer1	0050H	FFFF50H	14H
22		INTTA2 : 8 bit rimer2	0054H	FFFF54H	15H
23		INTTA3 : 8 bit timer3	0058H	FFFF58H	16H
24		INTRX0 : serial receives (channel. 0)	005CH	FFFF5CH	17H
25		INTTX0 : serial transmission (channel. 0)	0060H	FFFF60H	18H
26	1	INTRX1 : serial receives (channel. 1)	0064H	FFFF64H	19H
27	Maskable	INTTX1 : serial transmission (channel. 1)	0068H	FFFF68H	1AH
28	Maskable	INTAD : A/D conversion end	006CH	FFFF6CH	1BH
29		INTKEY : Key wake up	0070H	FFFF70H	1CH
30		INTRTC : RTC (alarm interrupt)	0074H	FFFF74H	1DH
31		INTSBI : SBI interrupt	0078H	FFFF78H	1EH
32		INTLCD : LCDC/LP pin	007CH	FFFF7CH	1FH
33		INTPO : Protect0 (WR to special SFR)	0080H	FFFF80H	20H
34		INTP1 : Protect1 (WR to ROM)	0084H	FFFF84H	21H
35		INTTC0 : Micro DMA end (channel. 0)	0088H	FFFF88H	
36		INTTC1 : Micro DMA end (channel. 1)	008CH	FFFF8CH	
37		INTTC2 : Micro DMA end (channel. 2)	0090H	FFFF90H	
38		INTTC3 : Micro DMA end (channel. 3)	0094H	FFFF94H	
39		INTRX2 : serial receive (channel. 2)	00A4H	FFFFA4H	29H
40		INTTX2 : serial transmission (channel. 2)	00A8H	FFFFA8H	2AH
41		INTTB00 : 16bit timer0 (TB0RG0)	00ACH	FFFFACH	2BH
42		INTTB01 : 16bit timer1 (TB0RG1)	00B0H	FFFFB0H	2CH
		(Reserved)	00B4H	FFFFB4H	-
		:	:	:	:
		(Reserved)	00FCH	FFFFCH	-

3.4.2 Micro DMA processing

In addition to general-purpose interrupt processing, the TMP91C820A supprots a micro DMA function. Interrupt requests set by micro DMA perform micro DMA processing at the highest priority level for maskable interrupts (level 6), regardless of the priority level of the particular interrupt source. Because the micro DMA function has been implemented with the cooperative operation of CPU, when CPU is a state of stand-by by HALT instruction, the requirement of micro DMA will be ignored (pending).

(1) Micro DMA operation

When an interrupt request is generated by an interrupt source specified by the micro DMA start vector register, the micro DMA triggers a micro DMA request to the CPU at interrupt priority level 6 and starts processing the request. The four micro DMA channels allow micro DMA processing to be set for up to four types of interrupts at any one time.

When micro DMA is accepted, the interrupt request flip-flop assigned to that channel is cleared. The data are automatically transferred from the transfer source address to the transfer destination address set in the control register, and the transfer counter is decremented by 1. If the decremented counter reads other than 0, DMA processing ends with no change in the value of the micro DMA start vector register. If the decremented reading is 0, the micro DMA transfer end interrupt (INTTC0 to INTTC3) passes from the CPU to the interrupt controller. In addition, the micro DMA start vector register is cleared to 0, the next micro DMA is disabled and micro DMA processing completes.

If a micro DMA request is set for more than one channel at a time, the priority is not based on the interrupt priority level but on the channel number: the smaller the channel number the higher the priority (Channel 0 (high) \rightarrow channel 3 (low)).

If an interrupt request is triggered for the interrupt source in use during the interval between the clearing of the micro DMA start vector and the next setting, general-purpose interrupt processing executes at the interrupt level set. Therefore, if only using the interrupt for starting the micro DMA (not using the interrupts as a general-purpose interrupt), first set the interrupts level to 0 (interrupt requests disabled).

If using micro DMA and general-purpose interrupts together as described above, first set the level of the interrupt used to start micro DMA processing lower than all the other interrupt levels. In this case, the cause of general interrupt is limited to the edge interrupt.

Example: When using external interrupt INT0-3 to start micro DMA0-3 set:

Interrupt level for external interrupts INT0 to INT3 · · · · · · 1
Interrupt levels for other interrupts · · · · · · 2 to 6

As with other maskable interrupts, the priority of the micro DMA transfer end interrupts is determined by the interrupt level and by the default priority.

While the register for setting the transfer source/transfer destination addresses is a 32-bit control register, this register can only effectively output 24-bit addresses. Accordingly, micro DMA can access 16M bytes (the upper eight bits of the 32 bits are not valid).

Three micro DMA transfer modes are supported: 1-byte transfer, 2-byte (one-word) transfer, and 4-byte transfer. After a transfer in any mode, the transfer source / destination addresses are incremented, decremented, or remain unchanged.

This simplifies the transfer of data from I/O to memory, from memory to I/O, and from I/O to I/O. For details of the transfer modes, see 3.4.2 (4) ,Transfer Mode Register. As the transfer counter is a 16-bit counter, micro DMA processing can be set for up to 65536 times per interrupt source.(The micro DMA processing count is maximized when the transfer counter initial value is set to 0000H.)

Micro DMA processing can be started by the 31 interrupts shown in the micro DMA start vectors of Table 3.4(1) and by the micro DMA soft start, making a total of 32 interrupts.

Figure 3.4(2) shows the word transfer micro DMA cycle in transfer destination address INC mode (except for Counter mode, the same as for other modes).

(The conditions for this cycle are based on an external 16-bit bus, 0 waits, transfer source/transfer destination addresses both even-numberd values).

Word transfer




Figure 3.4.2 Timing for micro DMA cycle

States 1 to 3: Instruction fetch cycle (gets next address code).

If three or more instruction codes are inserted in the instruction queue buffer, this cycle becomes a dummy cycle.

States 4 to 5: Micro DMA Read cycle

State 6: Dummy cycle (the address bus remains unchanged from state 5)

States 7 to 8: Micro DMA Write cycle

Note 1: If the source address area is an 8-bit bus, it is incremented by two states.

If the source address area is a 16-bit bus and the address starts from an odd number, it is incremented by two states.

Note 2: If the destination address area is an 8-bit bus, it is incremented by two states.

If the destination address area is a 16-bit bus and the address starts from an odd number, it is incremented by two states.

(2) Soft start function

In addition to starting the micro DMA function by interrupts, TMP91C820A includes a micro DMA software start function that starts micro DMA on the generation of the write cycle to the DMAR register.

Writing "1" to each bit of DMAR register causes micro DMA once. At the end of transfer, the bit of the DMAR register which support the end channel are automatically cleared to "0".

Only one-channel can be set for DMA request at once. (Do not write "1" to more than one bit.)


When writing again "1" to the DMAR register, check whether the bit is "0" before writing "1".

When a burst is specified by DMAB register, data is continuously transferred until the value in the micro DMA transfer counter is "0" after start up of the micro DMA.

Symbol	NAME	Address	7	6	5	4	3	2	1	0
								DMA I	Request	
DMAD	DMA	89h					DMAR3	DMAR2	DMAR1	DMAR0
DMAR	Request							R/	W	
	Register	(no RMW)					0	0	0	0

(3) Transfer control registers

The transfer source address and the transfer destination address are set in the following registers. An instruction of the form "LDC cr,r" can be used to set these registers.



(4) Detailed description of the Transfer Mode Register

DMAM0 to 8 bits DMAM3 0 0 0 Mode

Note: When setting a value in this register, write 0 to the upper three bits.

			Number of Transfer Bytes	Mode Description	Number of Execution States	Minimum Execution Time @ fc = 16 MHz
000 (fixed)	000	00	Byte transfer	Transfer Destination Address INC Mode	8 states	1000 ns
		01 10	Word transfer 4-byte transfer	$\begin{split} & DMACn \leftarrow DMACn - 1 \\ & If \; DMACn = 0, then \; INTTCn \; is \; generated. \end{split}$	12 sates	1500 ns
	001	00	Byte transfer	Transfer Destination Address DEC Mode	8 states	1000 ns
	01 Word transfer C			(DMADn-) ← (DMASn) DMACn ← DMACn – 1 If DMACn = 0, then INTTCn is generated.	12 sates	1500 ns
	010	010 00 Byte transfer Transfer Source Add		Transfer Source Address INC Mode Memory to I/O	8 states	1000 ns
		01 10	Word transfer 4-byte transfer	(DMADn) ← (DMASn+) DMACn ← DMACn − 1 If DMACn = 0, then INTTCn is generated.	12 sates	1500 ns
	011	00	Byte transfer	Transfer Source Address DEC Mode Memory to I/O	8 states	1000 ns
		01 10	Word transfer 4-byte transfer	(DMADn) ← (DMASn–) DMACn ← DMACn − 1 If DMACn = 0, then INTTCn is generated.	12 sates	1500 ns
	100	00	Byte transfer	Fixed Address Mode I/O to I/O	8 states	1000 ns
		01 10	Word transfer 4-byte transfer	(DMADn) ← (DMASn–) DMACn ← DMACn – 1 If DMACn = 0, then INTTCn is generated.	12 sates	1500 ns
	101 00 Counter Moo DMASn ← □ DMACn ← □		Counter ModeFor co DMASn ← DMASn DMACn ← DMACn	counting number of times interrupt is generated + 1	5 sates	625 ns

(*) For external 16-bit bus, 0 waits, word /4-byte transfer mode, transfer source/transfer destination addresses both have even-numbered values.

Note: n Corresponding micro DMA channels 0 to 3

DMADn +/DMASn+: Post-increment (increments register value after transfer)

DMADn -/DMASn-: Post-decrement (decrements register value after transfer)

The I/Os in the table mean fixed address; memory means increment and decrement addresses.

Do not use undefined code, that is, codes other than those listed above for the transfer mode register.

3.4.3 Interrupt controller operation

The block diagram in Figure 3.4.3 shows the interrupt circuits. The left-hand side of the diagram shows the interrupt controller circuit. The right-hand side shows the CPU interrupt request signal circuit and the halt release circuit.

For each of the 36 interrupt channels there is an interrupt request flag (consisting of a flip-flop), an interrupt priority setting register and a micro DMA start vector register. The interrupt request flag latches interrupt requests from the peripherals. The flag is cleared to zero in the following cases: when reset occurs, when the CPU reads the channel vector of an interrupt it has received, when the CPU receives a micro DMA request (when micro DMA is set), when the micro DMA burst transfer is terminated, and when an instruction that clears the interrupt for that channel is executed (by writing "0" to the clear bit in the interrupt priority setting register).


An interrupt priority can be set independently for each interrupt source by writing the priority to the interrupt priority setting register (e.g. INTE0AD or INTE12). Six interrupt priorities levels (1 to 6) are provided. Setting an interrupt source's priority level to 0 (or 7) disables interrupt requests from that source. The priority of non-maskable interrupts (NMI pin interrupts and Watchdog Timer interrupts) is fixed at 7. If interrupt request with the same level are generated at the same time, the default priority (the interrupt with the lowest priority or, in other words, the interrupt with the lowest vector value) is used to determine which interrupt request is accepted first.

The 3rd and 7th bits of the interrupt priority setting register indicate the state of the interrupt request flag and thus whether an interrupt request for a given channel has occurred.

The interrupt controller sends the interrupt request with the highest priority among the simulateous interrupts and its vector address to the CPU. The CPU compares the priority value <IFF2 to 0> et in the Status Register by the interrupt request signal with the priority value set; if the latter is higher, the interrupt is accepted. Then the CPU sets a value higher than the priority value by 1 in the CPU SR <IFF2 to 0>. Interrupt request where the priority value equals or is higher than the set value are accepted simultaneously during the previous interrupt routine.

When interrupt processing is completed (after execution of the RETI instruction), the CPU restores the priority value saved in the stack before the interrupt was generated to the CPU SR<IFF2 to 0>. The interrupt controller also has four registers used to store the micro DMA start vector. Writing the start vector of the interrupt source for the micro DMA processing (see Table 3.4.1), enables the corresponding interrupt to be processed by micro DMA processing. The values must be set in the micro DMA parameter register (e.g. DMAS and DMAD) prior to the micro DMA processing.

Figure 3.4.3 Block Diagram of Interrupt Controller



(1) Interrupt level setting registers

Symbol	NAME	Address	7	6	5	4		3	2	1	0							
-					INTAD				IN	T0								
	INTO &		IADC	IADM		II IADN	M 0	IOC	IOM2	IOM1	I0M0							
INTE0AD	INTAD	90h	R		R/W	7		R		R/W								
	Enable		0	0	0	0		0	0	0	0							
					INT2				IN	T1	•							
	INT1 &		I2C	I2M2	2 I2M	1 I2M	[0	I1C	I1M2	I1M1	I1M0							
INTE12	INT2	91h	R		R/W	7		R		R/W	•							
	Enable		0	0	0	0		0	0	0	0							
				·	NTALM4	•			IN	T3	•							
INTE3	INT3&	021	IA4C	IA4M	12 IA4M	11 IA4N	40	I3C	I3M2	I3M1	I3M0							
ALM4	INTALM 4Enable	92h	R		R/W	7		R		R/W								
	4Eliable		0	0	0	0		0	0	0	0							
	INTALM			I	NTALM1				INTA	ALM0								
INTEALM	0 &		IA1C	IA1M	[2 IA1M	11 IA1N	40	IA0C	IA0M2	IA0M1	IA0M0							
01	INTALM	93h	R		R/W	7		R		R/W								
0.	1		0	0	0	0		0	0	0	0							
	Enable))					1.46	<u> </u>							
	INTALM		****		NTALM3		**	****		ALM2								
INTEALM	2 & INTALM	94h	IA3C	IA3M			40	IA2C	IA2M2	IA2M1	IA2M0							
23	3			INTALM 3	7411	R	-	R/W	- :		R	0	R/W					
	Enable		0	0	0	0		0	0	0	0							
	INTTA0		INTT		ΓA1(TMRA1)			INTTA0	(TMRA0)								
	&		ITA10	C ITA1N	12 ITA1N	//1 ITA1	M 0	ITA0C	ITA0M2	ITA0M1	ITA0M0							
INTETA01	INTTA1	95h	R		R/W	7		R		R/W								
	Enable		0	0	0	0		0	0	0	0							
	INTTA2		INTTA3(TMRA3)					INTTA2((TMRA2)									
	&	06h	96h	96h	96h	96h	96h	96h	96h	ITA30	C ITA3N	12 ITA3N	/11 ITA31	M0	ITA2C	ITA2M2	ITA2M1	ITA2M0
INTETA23	INTTA3	9011	R		R/W	7		R		R/W								
	Enable		0	0	0	0		0	0	0	0							
	INTRTC			-	INTKEY				INT	RTC								
INTERTC	&	97h	IKC	IKM	2 IKM	1 IKM	10	IRC	IRM2	IRM1	IRM0							
KEY	INTKEY	<i>71</i> 11	R		R/W	7		R		R/W								
	Enable		0	0	0	0		0	0	0	0							
	Interrupt				INTTX0				I	RX0								
INTES0	Enable	98H	ITX00	C ITX0N			M0	IRX0C	IRX0M2	IRX0M1	IRX0M0							
	Serial 0		R		R/W			R		R/W								
			0	0	0	0		0	0	0	0							
			- 1															
Interru	pt request flag	←	— ↓															
					•													
			Γ		+	<u> </u>	1											
				lxxM2	lxxM1	lxxM0		Fı	unction (W	rite)								
				0	0	0		ables interru										
				0	0	1			riority level to									
				0	1	0			riority level to									
				0	1	1			iority level to									
				1	0	0			riority level to									
				1 1	0	0			iority level to iority level to									
				1	1	1		ables interru										
			Ĺ	1	1 1	1 1	D130	aores mienu	p. requests									

Symbol	NAME	Address	7	6	5	4		3	2	1	0
					INTTX1				INT	RX1	
	INTRX1 &	0011	ITXT10	C ITX1N	12 ITX11	и1 ITX11	M0	IRX1C	IRX1M2	IRX1M1	IRX1M0
INTES1	INTTX1	99H	R		R/W	7		R		R/W	
	Enable		0	0	0	0		0	0	0	0
	D. Marriera o				INTLCD				IN	ΓS2	
INTES2	INTES2 & INTLCD	9AH	ILCD10	C ILCDN	M2 ILCDI	M1 ILCD	M0	IS2C	IS2M2	IS2M1	IS2M0
LCD	Enable	9AII	R		R/W	7		R		R/W	
	Littore		0	0	0	0		0	0	0	0
	INTTC0 &				INTTC1					TC0	
INTET	INTTC1	9BH	ITC1C	ITC1N	12 ITC11	И1 ITC11	M0	ITC0C	ITC0M2	ITC0M1	ITC0M0
C01	Enable	7211	R		R/W	7		R		R/W	
			0	0	0	0		0	0	0	0
	INTTC2 &				INTTC3	-				TC2	
INTET	INTTC3	9CH	ITC3C	ITC3N	•	•	M0	ITC2C	ITC2M2	ITC2M1	ITC2M0
C23	Enable	,	R		R/W			R		R/W	
			0	0	0	0		0	0	0	0
					INTP1				INT		
INTE	INTP0 &		IP1C	IP1M			10	IP0C	IP0M2	IP0M1	IP0M0
P01	INTP1	9DH	R		R/W			R		R/W	,
	Enable		0	0	0	0		0	0	0	0
					INTSS1				INT		
INTE	INTSS0 &		ISS1C	ISS1N			M0	ISS0C	ISS0M2	ISS0M1	ISS0M0
	SS01 INTSS1	9EH	R		R/W	/ 		R		R/W	
	Enable		0	0	0	0		0	0	0	0
									INT		
INTE	INTSS2							ISS2C	ISS2M2	ISS2M1	ISS2M0
SS2	Enable	9FH						R		R/W	
					İ			0	0	0	0
					INTTX2				INTI	:	:
INTES3	INTRX2 &		ITX2C	ITX2N	•		M0	IRX2C	IRX2M2	IRX2M1	IRX2M0
INTESS	INTTX2	A0H	R		R/W	<i>'</i>		R		R/W	
	Enable		0	0	0	0		0	0	0	0
	INTTB00 &				INTTB01				INT	ГВ00	
INTETB0	INTTB00 &	A1H	ITB1C	ITB1N	12 ITB11	И1 ITB11	M0	ITB0C	ITB0M2	ITB0M1	ITB0M0
INTERBO	Enable		R		R/W			R		R/W	
			0	0	0	0		0	0	0	0
			1								
Inter	rupt request fla	ag 🕳									
					+						
			-		 	1	1				
				lxxM2	lxxM1	lxxM0		Fu	nction (W	rite)	
				0	0	0	Disab	bles interruj	pt requests		
				0	0	1	Sets i	interrupt pr	iority level to	1	
				0	1	0			iority level to		
				0	1	1			iority level to		
				1	0	0			iority level to		
				1	0	1			iority level to		
				1	1	0			iority level to	6	
			L	1	1	1	Disat	bles interruj	pi requests		

(2) External interrupt control

Symbol	NAME	Address	7	6	5	4	3	2	1	0
				-	I3EDGE	I2EDGE	I1EDGE	I0EDGE	I0LE	NMIREE
	Interrupt	8CH	0	0	0	0	0	0	0	0
	Input		Write"0"		INT3EDGE	INT2EDGE	INT1EDGE	INT0EDGE	0:	1: Operates
IIMC	Mode				0: Rising	0: Rising	0: Rising	0: Rising	INT0 Edge	even on
	control	(no RMW)			1: Falling	1: Falling	1: Falling	1: Falling	Mode	rising /
									1:	falling edge
									INT0 Level	of NMI
									Mode	

INTO le	evel Enable	_	
0	Rising edge detect INT		
1	"H" level INT		
NMI r	ising edge Enable	_	
0	INT request generation at falling edge		
1	INT request generation at rising/falling edge		

(3) Interrupt request flag clear register

The interrupt request flag is cleared by writing the appropriate micro DMA start vector, as given in Table 3.4 1, to the register INTCLR.

For example, to clear the interrupt flag INT0, perform the following register operation after execution of the DI instruction.

INTCLR \leftarrow 0AH Clears interrupt request flag INT0.

Symbol	NAME	Address	7	6	5	4	3	2	1	0		
					CLRV5	CLRV4	CLRV3	CLRV2	CLRV1	CLRV0		
	Interrupt	88H	88H W									
INTCLR	Control		0	0	0	0	0	0	0	0		
	Control	(no RMW)		Interrupt Vector								

(4) Micro DMA start vector registers

This register assigns micro DMA processing to an interrupt source. The interrupt source with a micro DMA start vector that matches the vector set in this register_is assigned as the micro DMA start source. When the micro DMA transfer counter value reaches zero, the micro DMA transfer end interrupt corresponding to the channel is sent to the interrupt controller, the micro DMA start vector register is cleared, and the micro DMA start source for the channel is cleared. Therefore, to continue micro DMA processing, set the micro DMA start vector register again during the processing of the micro DMA transfer end interrupt.

If the same vector is set in the micro DMA start vector registers of more than one channel; the channel with the lowest number has a higher priority.

Accordingly, if the same vector is set in the micro DMA start vector registers of two channels, the interrupt generated in the channel with the lower number is executed until micro DMA transfer is complete. If the micro DMA start vector for this channel is not set again, the next micro DMA is started for the channel with the higher number. (Micro DMA chaining)

Symbol	NAME	Address	7	6	5	4	3	2	1	0	
							DMA0 St	art Vector			
DMAON	DMA0	80H			DMA0V5	DMA0V4	DMA0V3	DMA0V2	DMA0V1	DMA0V0	
DMA0V	Start Vector						R/	W			
	7 00101	(no RMW)			0	0	0	0	0	0	
							DMA1 St	art Vector			
DMAIN	DMA1	81H			DMA1V5	DMA1V4	DMA1V3	DMA0V2	DMA1V1	DMA1V0	
DMA1V	Start Vector					R/W					
	Vector	(no RMW)			0	0	0	0	0	0	
	D) (10	(no Rivi w)					DMA2 St	art Vector			
DMA2V	DMA2 Start	82H			DMA2V5	DMA2V4	DMA2V3	DMA2V2	DMA2V1	DMA2V0	
DMA2 v	Vector						R/	W			
	VCCtOI	(no RMW)			0	0	0	0	0	0	
	D) () (DMA3 St	art Vector			
DMA3V	DMA3	83H			DMA3V5	DMA3V4	DMA3V3	DMA3V2	DMA3V1	DMA3V0	
DMA3 V	Start Vector						R/	W			
	VCCtOI	(no RMW)			0	0	0	0	0	0	

(5) Micro DMA burst specification

Specifying the micro DMA burst continues the micro DMA transfer until the transfer counter register reaches zero after micro DMA start. Setting a bit which corresponds to the micro DMA channel of the DMAB registers mentioned below to "1" specifies a burst.

Symbol	NAME	Address	7	6	5	4	3	2	1	0
	DMA						DMAR3	DMAR2	DMAR1	DMAR0
DMAD	Software	89H					R/W	R/W	R/W	R/W
DMAR	Request						0	0	0	0
	Register	(no RMW)						1: DMA Soft	ware request	
	DMA	8AH					DMAB3	DMAB2	DMAB1	DMAB0
DMAB	Burst							R/	W	
	Register	(no RMW)					0	0	0	0

(6) Notes

The instruction execution unit and the bus interface unit of this CPU operate independently. Therefore, immediately before an interrupt is generated, if the CPU fetches an instruction that clears the corresponding interrupt request flag, the CPU may execute the instruction that clears the interrupt request flag between accepting and reading the interrupt vector. In this case, the CPU reads the default vector 0008H and reads the interrupt vector address FFFF08H.

To avoid the avobe plogram, place instructions that clear interrupt request flags after a DI instruction.

In the case of changing the value of the interrupt mask register <IFF2:0> by execution of POP SR instruction, disable an interrupt by DI instruction before execution of POP SR instruction.

In addition, take care as the following 2 circuits are exceptional and demand special attention.

INTO Level Mode	In Level Mode INTO is not an edge-triggered interrupt. Hence, in Level
INTO Level Wode	5 50 .
	Mode the interrupt request flip-flop for INTO does not function. The
	peripheral interrupt request passes through the S input of the flip-flop and
	becomes the Q output. If the interrupt input mode is changed from Edge
	Mode to Level Mode, the interrupt request flag is cleared automatically.
	If the CPU enters the interrupt response sequence as a result of INT0 going
	from 0 to 1, INT0 must then be held at 1 until the interrupt response sequence
	has been completed. If INT0 is set to Level Mode so as to release a Halt state,
	INT0 must be held at 1 from the time INT0 changes from 0 to 1 until the Halt
	state is released. (Hence, it is necessary to ensure that input noise is not
	interpreted as a 0, causing INT0 to revert to 0 before the Halt state has been
	released.)
	When the mode changes from Level Mode to Edge Mode, interrupt request
	flags which were set in Level Mode will not be cleared. Interrupt request
	flags must be cleared using the following sequence.
	DI
	LD (IIMC), 00H; Switches interrupt input mode from Level Mode to
	Edge Mode.
	LD (INTCLR), 0AH; Clears interrupt request flag.
	EI
INTRX	The interrupt request flip-flop can only be cleared by a Reset or by reading
	the Serial Channel Receive Buffer. It cannot be cleared by an instruction.

Note: The following instructions or pin input state changes are equivalent to instructions that clear the interrupt request flag.

INT0: Instructions which switch to Level Mode after an interrupt request has been generated in Edge Mode.
The pin input changes from High to Low after an interrupt request has been generated in Level Mode.
(H L)

INTRX: Instructions which read the Receive Buffer

3.5 Port Functions

The TMP91C820A features 126 bit settings which relate to the various I/O ports.

As well as general-purpose I/O port functionality, the port pins also have I/O functions which relate to the built-in CPU and internal I/Os. Table 3.5.1 lists the functions of each port pin. Table 3.5.2 lists I/O registers and their specifications.

Table 3.5.1 Port functions (1/2) (R:PU= with programmable pull-up resistor)

(U= with pull-up resistor)

Port name	Pin name	Number of pins	Direction	R	Direction Setting unit	Pin name for built-in function
	D00 D05	_	7/0			
Port 0	P00 to P07	8	I/O	-	Bit	D0 to D7
Port 1	P10 to P17	8	I/O	_	Bit	D8 to D15
Port 2	P20 to P27	8	I/O	_	Bit	A16 to A23
Port 3	P30 to P37	8	I/O		Bit	A8 to A15
Port 4	P40 to P47	8	I/O	_	Bit	A0 to A7
Port Z	PZ0	1	Output	_	Bit	/RD
	PZ1	1	Output	_	Bit	/WR
	PZ2	1	I/O	PU	Bit	/HWR
	PZ3	1	I/O	PU	Bit	R/W,/SRWE
Port 5	P56	1	I/O	PU	Bit	/WAIT
Port 6	P60	1	Output	_	(Fixed)	/CS0
	P61	1	Output	-	(Fixed)	/CS1,/SDCS
	P62	1	Output	-	(Fixed)	/CS2,/CS2A
	P63	1	Output	-	(Fixed)	/CS3
	P64	1	Output	_	(Fixed)	EA24,/CS2B
	P65	1	Output	_	(Fixed)	EA25,/CS2C
	P66	1	Output	_	(Fixed)	/CS2D,/SRLB
	P67	1	Output	_	(Fixed)	/CS2E,/SRUB
Port 7	P70	1	I/O	-	Bit	SCK,OPTRX0
	P71	1	I/O	_	Bit	SO/SDA,OPTTX0
	P72	1	I/O	-	Bit	SI/SCL
	P73	1	I/O	-	Bit	/CS2F
	P74	1	I/O	-	Bit	/CS2G
	P75	1	I/O	-	Bit	/CSEXA
	P76	1	I/O	-	Bit	MSK
	P77	1	I/O	_	Bit	VEECLK
Port 8	P80 to P87	8	Input	_	(Fixed)	AN0 toAN7, /ADTRG (P83)
Port 9	P90 to P97	8	Input	U	(Fixed)	KI0 to KI7
Port A	PA0 to PA7	8	Output	_	(Fixed)	KO0 to KO7
Port B	PB0	1	I/O	-	Bit	TA0IN,TXD2
	PB1	1	I/O	-	Bit	TA1OUT,RXD2
	PB3	1	I/O	-	Bit	INT0
	PB4	1	I/O	-	Bit	INT1
	PB5	1	I/O	-	Bit	INT2,TA3OUT
	PB6	1	I/O	-	Bit	INT3,TB0OUT0
Port C	PC0	1	I/O	-	Bit	TXD0
	PC1	1	I/O	-	Bit	RXD0
	PC2	1	I/O	-	Bit	SCLK0,/CTS0
	PC3	1	I/O	-	Bit	TXD1
	PC4	1	I/O	-	Bit	RXD1
	PC5	1	I/O	_	Bit	SCLK1,/CTS0

Table 3.5.1 Port functions (1/2) (R: PU= with programmable pull-up resistor) (U= with pull-up resistor)

Port name	Pin name	Number of pins	Direction	R	Direction Setting unit	Pin name for built-in function
Port D	PD0	1	Output	_	(Fixed)	D1BSCP
	PD1	1	Output	-	(Fixed)	D2BLP
	PD2	1	Output	_	(Fixed)	D3BFR
	PD3	1	Output	_	(Fixed)	DLEBCD
	PD4	1	Output	_	(Fixed)	DOFFB
	PD6	1	Output	_	(Fixed)	/ALARM,/MLDALM
	PD7	1	Output	_	(Fixed)	MLDALM
Port E	PD0 to PD7	8	I/O	_	Bit	LD0 to LD7
Port F	PF0	1	Output	_	(Fixed)	/SDRAS
	PF1	1	Output	_	(Fixed)	/SDCAS
	PF2	1	Output	_	(Fixed)	/SDWE
	PF3	1	Output	_	(Fixed)	SDLDQM
	PF4	1	Output	_	(Fixed)	SDUDQM
	PF5	1	Output	_	(Fixed)	SDCKE
	PF6	1	Output	_	(Fixed)	SDCLK
	PF7	1	Output	_	(Fixed)	

Table 3.5.2 I/O Registers and Specifications (1/3)

X: Don't care

Port	Pin name	Specification		I/O register					
TOIT	1 iii iiaiiie	Specification	Pn	PnCR	PnFC	PnFC2			
Port 0 P00 to P07		Input port	X	0					
		Output port	X	1	None	None			
		D0 to D7 bus	X	X					
Port 1	P10 to P17	Input port	X	0	0				
		Output port	X	1	0	None			
		D8 to D15 bus	X	0	1				
Port 2	P20 to P27	Input port	X	0	X				
		Output port	X	1	0	None			
		A16 to A23 Output	X	1	1				
Port 3	P30 to P47	Input port	X	0	X				
		Output port	X	1	0	None			
		A8 to A15 Output	X	1	1				
Port 4	P30 to P47	Input port	X	0	X				
		Output port	X	1	0	None			
		A0 to A7 Output	X	1	1				
Port Z	PZ0	Output port	X		0				
		/RD output	X	None	1				
	PZ1	Output port	X	Trone	0]			
		/WR output	X		1				
	PZ2,PZ3	Input port (Without PU)	0	0	0				
		Input port (with PU)	1	0	0				
		Output port	X	1	0				
PZ2	PZ2	/HWR output	X	1	1	None			
	PZ3	R/W output	X	0	1	1			
		/SRWE output	X	1	1				
Port 5	P56	Input port (Without PU)	0	0	0	1			
10115	130	Input port (with PU)	1	0	0	1			
			X	1	0	1			
		Output port			None	1			
		/WAIT input (Without PU)	0	0	None				
.	D.CO D.C.	/WAIT input (With PU)	1	0					
Port 6	P60 to P67	Output Port	X	4	0	0			
	P60	CS0 output	X		1	Non			
	P61	CS1 output	X		1	11011			
		/SDCS output	X		1	0			
	P62	CS2 output	X		1	0			
		/CS2A output	X		X	1			
	P63	CS3 output	X		1	0			
	P64	EA24 output	X	None	1	0			
		/CS2B output	X		X	1			
	P65	EA25 output	X		1	0			
		/CS2C output	X		X	1			
	P66	/SRLB output	X	1	1	0			
		/CS2D output	X	1	0	1			
	P67	/SRUB output	X	1	1	0			
	107	/CS2E output	X	1	0	1			

Table 3.5.2 I/O Registers and Specifications (2/3)

\mathbf{v} .	Dar	. 74	care
Χ.	Dor	1 L	care

Port	Pin name	Specification		I/O register					
гоп	riii name	Specification	Pn	PnCR	PnFC	PnFC2			
Port 7	P70 to P77	Input port	0	0	0	0			
		Output port	X	1	0	0			
	P70	SCK input	X	0	0	0			
		SCK output	X	1	1	0			
		OPTRX0 input (Note1)	1	0	X	1			
	P71	SDA input	X	0	0	0			
		SDA output (Note2)	X	1	1	0			
		So output	X	1	1	0			
		OPTTX0 output (Note1)	1	1	X	1			
	P72	SI input	X	0	0				
		SCL input	X	0	0	None			
		SCL output (Note2)	X	1	1				
	P73	/CS2F output	X	1	X	1			
	P74	/CS2G output	X	1	X	1			
	P75	/CSEXA output	X	1	X	1			
P76		MSK input (Note3)	X	0	0	0			
	P77	VEECLK output	X	1	1	0			
Port 8	P80 to P87	Input port	X						
		AN0 to AN7 input (Note4)	X	Noi	ne				
	P83	/ADTRG input (Note5)	X						
Port 9	P90 to P97	Input port	X	3.7	0	N			
		KI0 to KI7 input	X	None	1	None			
Port A	PA0 to PA7	Output port	X		0				
		KO0 to 7 output (CMOS)	Х	None	0	1			
		KO0 to 7 output (Open drain)	X		1				
Port B	PB0 to PB6	Input port	X	0	0				
		Output port	X	1	0				
	PB0	TA0IN input	X	0	0	1			
	150	TXD2 output (Note1)	X	1	1				
	PB1	TA1OUT output	X	1	1	1			
	-2.	RXD2 input (Note1)	X	0	0	1			
	PB3	INTO input	X	0	1	None			
	PB4	INT1 input	X	0	1				
	PB5	INT2 input	0	0	1				
		TA3OUT	1	1	1	1			
	PB6	INT3 input	0	0	1				
		TB0OUT0	1	1	1	1			

Table 3.5.2 I/O Registers and Specifications (3/3)

X: Don't care

Port	Pin name	Specification		I/O regis	ster	
Port	Pin name	Specification	Pn	PnCR	PnFC	PnFC2
Port C	PC0 to PC5	Input port	X	0	0	
		Output port	X	1	0	
	PC0	TXD0 output (Note1)	1	1	1	
	PC1	RXD0 input (Note1) (Note6	5) 1	0	None	
	PC2	SCLK0 input (Note1)	1	0	0	
		SCLK0 output (Note1)	1	1	1	
		CTSO input (Note1)	1	0	0	
	PC3	TXD1 output (Note1)	1	1	1	
	PC4	RXD1 input (Note1)	1	0	None	
	PC5	SCLK1 input (Note1)	1	0	0	
		SCLK1 output (Note1)	1	1	1	
		CTS1 input (Note1)	1	0	0	
Port D	PD0 to PD7	Output port	X		0	
	PD0	D1BSCP output	X		1	
	PD1	D2BLP output	X		1	
	PD2	D3BFR output	X		1	None
	PD3	DLEBCD output	X	None	1	
	PD4	DOFFB output	X		1	
	PD6	/ALARM output	1		1	
		/MLDALM output	0		1	
	PD7	MLDALM output	X		1	
Port E	PE0 to PE7	Input Port	X	0	0	
		Output Port	X	1	0	
		LD0 to LD7 output	X	1	1	
Port F	PF0 to PF7	Output Port	X		0	
	PF0	/SDRAS output	X		1	
	PF1	/SDCAS output	X		1	
	PF2	/SDWE output	X	None	1	
	PF3	SDLDQM output	X	_	1	1
	PF4	SDUDQM output	X	1	1	1
	PF5	SDCKE output	X	1	1	
	PF6	SDCLK output	X		1	

Note1: As for input ports of SIO1 to SIO3: (OPTTX0,OPTRX0,TXD0,TRX0,SCCLK0,/CTS0, TXD1,TRX1,SCCLK1,/CTS1, TXD2,RXD2), logical selection for output data or input data is determined by the output latch register Pn of each port.

Note2: When P71/72 are used as SDA/SCL open drain outputs, P7ODE<ODEP72: 71> is used to set the open drain output mode.

Note3: In case using P76 for MSK port, set to P7FC<P76F>.

Note4: When P80 to P87 are used as AD converter input channels, ADMOD1<ADCH2: 0> is used to select the channel.

Note5: When P83 is used as /ADTRG input, ADMOD1<ADTRGE> is used to enable External-trigger-input.

Note6: In case using PC1 for RXD0 port, set "1" to P7FC2<P70FC>.

After a Reset the port pins listed below function as general-purpose I/O port pins.

A Reset sets I/O pins, which can be programmed for either input, or output to be input ports pins. Setting the port pins for internal function use must be done in software.

TMP91C820A

3.5.1 Port 0 (P00 to P07)

Port 0 is an 8-bit general-purpose I/O port. Each bit can be set individually for input or output using the control register P0CR. Resetting resets all bits of the output latch P0, the control register P0CR to 0 and sets Port 0 to Input Mode.In addition to functioning as a general-purpose I/O port, Port 0 can also function as an data bus (D0 to 7).

When external memory is accessed ,the port automatically functions as the data bus (D0 to D7) and all bits of P0CR are cleared to 0.




Figure 3.5.1 Port 0

				Port (Register					
		7	6	5	4	3	2	1	0	
P0	bit Symbol	P07	P06	P05	P04	P03	P02	P01	P00	
(0000H)	Read/Write				R/	W				
After Reset Input mode (Output latch register is cleared to 0.)										
	Port 0 Control Register									
		7	6	5	4	3	2	1	0	
	bit Symbol	P07C	P06C	P05C	P04C	P03C	P02C	P01C	P00C	
P0CR	Read/Write				V	V				
(0002H)	After Reset	0	0	0	0	0	0	0	0	

Note1: Read-modify-write is prohibited for and P0CR.and P0FC

Note2: When functioning as a data bus(D0 to D7), P0CR is cleared to 0.

Figure 3.5.2 Registers for Port 0

Port 0 Input/Output settings 0:Input 1:Output

Function

3.5.2 Port 1 (P10 to P17)

Port 1 is an 8-bit general-purpose I/O port. Each bit can be set individually for input or output using the control register P1CR and the function register P1FC. Resetting resets all bits of the output latch P1, the control register P1CR and the function register P1FC to 0 and sets Port 1 to Input Mode.

In addition to functioning as a general-purpose I/O port, Port 1 can also function as an data bus (D8 to 15).

AM1	AM0	P1xF	Function Setting after reset is released
0	0	0	Input Port
0	1	1	Data bus (D8 to D15)
1	0	-	Don't use this setting
1	1	0	Input port





Figure 3.5.3 Port 1



Note: <P1XF> is bit X in register P1FC; <P1XC>, in register P1CR.

Figure 3.5.4 Registers for Port 1

3.5.3 Port 2 (P20 to P27)

Port 2 is an 8-bit general-purpose I/O port. Each bit can be set individually for input or output using the control register P2CR and the function register P2FC. In addition to functioning as a general-purpose I/O port, Port 2 can also function as an address bus (A16 to A23).

Setting the AM1 and AM0 pins as shown below and resetting the device initialize port2 to the following function pins.

AM1	AM0	P2xC	P2xF	Function Setting after reset is released
0	0	1	1	Address bus (A16 to A23)
0	1	1	1	Address bus (A16 to A23)
1	0	-	-	Don't use this setting
1	1	0	0	Input port





Figure 3.5.5 Port 2



Note: <P2XF> is bit X in register P2FC; <P2XC>, in register P2CR.

Figure 3.5.6 Port Registers for Port 2

3.5.4 Port 3 (P30 to P37)

Port 3 is an 8-bit general-purpose I/O port. Each bit can be set individually for input or output using the control register P3CR and the function register P3FC. In addition to functioning as a general-purpose I/O port, Port 3 can also function as an address bus (A8 to A15).

Setting the AM1 and AM0 pins as shown below and resetting the device initialize Port 3 to the following function pins.

AM1	AM0	P3xC	P3xF	Function Setting after reset is released
0	0	1	1	Address bus (A8 to A15)
0	0	1	1	Address bus (A8 to A15)
1	0	-	-	Don't use this setting
1	1	0	0	Input port





Figure 3.5.7 Port 3



Note: <P3XF> is bit X in register P3FC; <P3XC>, in register P3CR.

Figure 3.5.8 Port Registers for Port 3

3.5.5 Port 4 (P40 to P47)

Port 4 is an 8-bit general-purpose I/O port. Each bit can be set individually for input or output using the control register P4CR and the function register P4FC. In addition to functioning as a general-purpose I/O port, Port 4 can also function as an address bus (A0 to A7).

Setting the AM1 and AM0 pins as shown below and resetting the device initialize Port 4 to the following function pins.

AM1	AM0	P4xC	P4xF	Function Setting after reset is released
0	0	1	1	Address bus (A0 to A7) Address bus (A0 to A7) Don't use this setting Input port
0	1	1	1	
1	0	-	-	
1	1	0	0	





Figure 3.5.9 Port 4



Note: <P4XF> is bit X in register P4FC; <P4XC>, in register P4CR.

Figure 3.5.10 Port Registers for Port 4

3.5.6 Port Z (PZ0 to PZ3)

Port Z is an 4-bit general-purpose I/O port(P50 and P51 are used for output only). I/O is set using control register PZCR and PZFC. Resetting resets all bits of the output latch PZ to "1".

In addition to functioning as a general-purpose I/O port, Port Z also functions as I/O for the CPU's control / status signal.

When PZ0 pin is defined as /RD strobe signal output mode (<PZ0F>="1"), clearing the output latch register <PZ0> to "0" outputs the /RD strobe (used for the peused static RAM) from the PZ0 pin even when the internal addressed. If the output latch register <PZ0> remains "1", the /RD strobe signal is output only when the external address are is accessed.

Resetting initializes PZ2 and PZ3 pins to input mode with pull-up register.

Setting the AM1 and AM0 pins as shown below and resetting the device initialize PZ0 and PZ1 pins to the following function pins.

AM1	AM0	PZ0F	Function Setting after reset is released	
AIVI	AIVIU	PZ1F	PZ0 function	PZ1 function
0 0 1 1	0 1 0 1	1 1 - 0	/RD pin /RD pin Don't use this setting Output port	WR pin WR pin Don't use this setting Output port




Figure 3.5.11 Port Z (PZ0)




Figure 3.5.12 Port Z (PZ1, PZ2)

PZ Read




Figure 3.5.13 Port Z (PZ3)




Figure 3.5.14 Port Register for Port Z

3.5.7 Port 5 (P56)

Port 5 is an 1-bit general-purpose I/O port. I/O is set using control register P5CR and P5FC. Resetting resets all bits of the output latch P5 to "1".

In addition to functioning as a general-purpose I/O port, Port 5 also functions as I/O for the CPU's control / status signal.

Resetting initializes P56 pins to input mode with pull-up register.




Figure 3.5.15 Port 5 (P56)

Port 5 Register

		7	6	5	4	3	2	1	0			
P5	bit Symbol		P56									
(000DH)	Read/Write		RW									
					Input mode	(pulled-up)						
	After reset		1									

Port 5 Control Register

P5CR (0010H)

	7	6	5	4	3	2	1	0				
bit Symbol		P56C										
Read/Write		W										
		0										
After reset			0: I	N	1: 0	UT						

Note 1: When the P53/WAIT pin is to be use as the WAIT pin,
P5CR<P53C> must be set to 0 and <Bn
W2 to BnW0> in the chip select/wait control register must be set 010.

Figure 3.5.16 Port Register for Port 5

TMP91C820A

3.5.8 Port6 (P60 to P67)

Port60 to 67 are 8bit output ports. Resetting sets output latch of P62 to "0" and output latches of P60 to P61, P63 to P67 to "1".

Port6 also function as chip-select output (/CS0 to /CS3), extend address output (EA24, EA25), extend chip-select output (/CS2A, /CS2B, /CS2C, /CS2D, /CS2E), SRAM byte control output (/SRUB, /SRLB), and SDRAM chip-select output (/SDCS).

Writing "1" in the corresponding bit of P6FC, P6FC2 enables the respective functions.

Resetting resets the P6FC, P6FC2 to "0", and sets all bits to output ports.




Figure 3.5.17 Port 6

Port 6 Register

		7	6	5	4	3	2	1	0		
P6	bit Symbol	P67	P66	P65	P64	P63	P62	P61	P60		
(0012H)	Read/Write				R/	W					
	After reset	1	1	1	1	1	0	1	1		
				Port 6 Fund	ction Registe	r					
		7	6	5	4	3	2	1	0		
P6FC	bit Symbol	P67F	P66F	P65F	P64F	P63F	P62F	P61F	P60F		
(0015H)	Read/Write			W							
	After reset			0							
	·	0: PORT	0: PORT	0: PORT	0: PORT	0: PORT	0: PORT	0: PORT	0: PORT		

Port 6 Function Register 2

1: EA25

Ī		7	6	5	4	3	2	1	0
	bit Symbol	P67F2	P66F2	P65F2	P64F2		P62F2	P61F2	
	Read/Write		W	I			V	I	
	After reset		()			()	
	C. matian	0: <p67f></p67f>	0: <p66f></p66f>	0: <p65f></p65f>	0: <p64f></p64f>	Always	0: <p62f></p62f>	0: <p61f></p61f>	Always
	Function	1: /CS2E	1: /CS2D	1: /CS2C	1: /CS2B	fixed to "0"	1: /CS2A	1:/SDCS	fixed to "0"

1: EA24

1: /CS3

1: /CS2

1: /CS1

1: /CS0

(Note) Read-modify-write is prohibited for P6FC and P6FC2 .

1:/SRLB

Figure 3.5.18 Register for Port 6

P6FC2 (001BH) Function

/SRUB

3.5.9 Port7 (P70 to P77)

Port 7 is an 8-bit general-purpose I/O port. I/O can be set on bit basis using the control register. Resetting sets Port 7 to input port and all bits of output latch to"1".

In addition to functioning as a general-purpose I/O port, Port 7 also functions as follows.

- 1. Input/output function for serial bus interface(SCK,SO/SDA.SI/SCL)
- 2. Input/output function for IrDA (OPTRX0,OPTTX0)
- 3. Extend chip-select output (/CS2F,/CS2G,/CSEXA)
- 4. Clock control function for voltage booster of external LCD driver (MSK, VEECLK)

Writing "1" in the corresponding bit of P7FC, P7FC2 enables the respective functions. Resetting resets the P7FC, P7FC2 to "0", and sets all bits to input ports.

(1) Port70 (SCK, OPTRX0))

Port70 is a general-purpose I/O port. It is also used as SCK (clock signal for SIO mode) and OPTRX0 (receive input for IrDA mode of SIO0).

Used as OPTRX0, it is possible to logical-invert by P7<P70>.

For PortC1, RXD0 or OPTRX0 is used P7FC2<P70F2>.




Figure 3.5.19 P70

(2) Port71 (SO/SDA/OPTTX0)

Port71 is a general-purpose I/O port. It is also used as SDA (data input for I^2C mode), SO (data output for SIO mode) for serial bus interface and OPTTX0 (transmit output for IrDA mode of SIO0).

Used as OPTTX0, it is possible to logical-invert by P7<P71>.




Figure 3.5.20 Port 71

(3) Port 72 (SI/SCL)

Port72 is a general-purpose I/O port. It is also used as SI (data input for SIO mode), SCL (clock input/output for I^2C mode) for serial bus interface.




Figure 3.5.21 Port 72

(4) Port 73 (/CS2F),74(/CS2G),75(/CSEXA)

Port73 to 75 are general-purpose I/O ports. These are also used as control signal for extend chip-select output.




Figure 3.5.22(4) Port 73,74,75

(5) Port 76(MSK),77(VEECLK)

Port76 and 77 are general-purpose I/O ports. These are also used as clock control function for voltage booster of external LCD driver.

MSK pin (P76) is an input pin from external LCD driver, clock output from VEECLK pin is controlled by state of this pin. Logic of this pin is controlled with P7FC<P76F>.

VEECLK pin outputs clock of 32KHz for voltage booster or "0" level according to request from MSK pin. VEECLK output is controlled with P7FC<P77F>.




Figure 3.5.22 Port 76,77

		7	6	5	4	3	2	1	0
P7	bit Symbol	P77	P76	P75	P74	P73	P72	P71	P70
(0013H)	Read/Write		-		R/	W			
	After reset		•		Input	mode	•		,
	7 Ittol 1000t	1	1	1	1	1	1	1	1
				Port 7	Control Regis	ster			
		7	6	5	4	3	2	1	0
P7CR	bit Symbol	P77C	P76C	P75C	P74C	P73C	P72C	P71C	P70C
(0016H)	Read/Write				V	V			
	After reset	0	0	0	0	0	0	0	0
	Alter reset			(D: IN	1: OU	Т		
				Port 7	Function Regi	ister			
		7	6	5	4	3	2	1	0
P7FC	bit Symbol	P77F	P76F	P75F	P74F	P73F	P72F	P71F	P70F
(0017H)	Read/Write				V	V	•		
	After reset				, (0			,
		0:PORT	MSK	0: PORT	0: PORT	0: PORT	0: PORT	0: PORT	0: PORT
	Function	1:VEECLK	•				1: SCL	1: SDA/SO	1: SCK
			0: "1" enable						
ı		ļ	1: "0" enable	Port 7 F	unction Regis	ter 2		•	
		7	6	5	4	3	2	1	0
DZECO	bit Symbol			P75F2	P74F2	P73F2		P71F2	P70F2
P7FC2 (001CH)	Read/Write			F73F2	F 74FZ	F73F2 W	!	F/IFZ	FTUFZ
(00.0)	After reset								
	71101 10001			0: <p75f></p75f>	0: <p74f></p74f>	0: <p73f></p73f>	Always	0: <p71f></p71f>	SIO0 RXD
				1:/CSEXA	1: /CS2G	1: /CS2F	Write to '0'	1: OPTTX0	Pin select
	Function								0: RXD0(PC1)
									1: OPTRX0
									(P70)
				Port	7 ODE Regis	ter			
		7	6	5	4	3	2	1	0
P7ODE	bit Symbol						ODEP72	ODEP71	
(001FH)	Read/Write						V	V	
	After reset						0	0	
	Function							STATE	
	1 4.10001						1: Ope	n Drain	

Port 7 Register

(Note) Read-modify-write is prohibited for P7CR,P7FC, P7FC2 and P7ODE.

Figure 3.5.23 Register for Port 7

3.5.10 Port 8 (P80 to P87)

Port 8 is an 8-bit input port and can also be used as the analog input pins for the internal AD converter. P83 can also be used as ADTRG pin for the AD converter.




Figure 3.5.25 Port 8

Port 8 Register

P8 (0018H)

	7	6	5	4	3	2	1	0			
Bit Symbol	P87	P86	P85	P84	P83	P82	P81	P80			
Read/Write		R									
After reset	Input mode										

Note: The input channel selection of A/D Converter and the permission of ADTRG input are set by A/D Converter mode register ADMOD1.

Figure 3.5.26 Register for Port 8

3.5.11 Port 9 (P90 to P97)

Port 90 to 97 are 8-bit input ports with pull-up resistor. In addition to functioning as general-purpose I/O port, port 90 to 97 can also Key-on wake-up function as Key board interface. The various functions can each be enabled by writing a "1" to the corresponding bit of the Port 9 Function Register (P9FC). Resetting resets all bits of the register P9FC to "0" and sets all pins to be input port.





Figure 3.5.27 Port 9

When P9FC="1", if either of input of KI0-KI7 pins falls down, INTKEY interrupt is generated. INTKEY interrupt can be used to release all HALT mode.



Note 1: Read-Modify-Write is prohibited for the registers P9FC.

Figure 3.5.28 Port 9 register

3.5.12 Port A (PA0 to PA7)

Port A0 to PA7 are 8-bit output ports, and also used key-board interface pin KO0 to KO7 which can set open drain output buffer.

Writing "1" in the corresponding bit of the port A function register (PAFC) enable the open drain output.

Resetting reset bits of the registers PA to "1" and PAFC to "0", and all pin outputs "1".




Figure 3.5.29 Port A

				Port A	Register				
		7	6	5	4	3	2	1	0
PA	bit Symbol	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0
(001EH)	Read/Write				R/	W			
	After reset				1	l			
				Port A Fun	ction Registe	er			
		7	6	5	4	3	2	1	0
PAFC	bit Symbol	PA7F	PA6F	PA5F	PA4F	PA3F	PA2F	PA1F	PA0F
(0021H)	Read/Write				V	V			
	After reset	0	0	0	0	0	0	0	0
				0: C	MOS output	1: open d	rain		

(Note) Read-modify-write is prohibited for PAFC.

Figure 3.5.30 Register for Port A

3.5.13 Port B (PB0 to PB6)

Port B is a 6-bit general-purpose I/O port. Each bit can be set individually for input or output. Resetting sets Port B to be an input port.

In addition to functioning as a general-purpose I/O port, Port B can also function as I/O pin for timers (TA0IN, TA1OUT, TA3OUT, TB0OUT0), input pin for external interruption (INT0 to INT3), and I/O for serial channels 2 (TXD2,RXD2). Above setting is used the function register PBFC and PBFC2. Edge select of external interruption establishes it with IIMC register, which there is in interruption controller.

(1) PB0 (TA0IN, TXD2)

As well as functioning as I/O port pins, port B0 can also function as serial channel TXD output pins. In case of use TXD2, it is possible to logical invert by setting the register PB<PB0>.

And port B0 has a programmable open drain function which can be control the register PBODE<0DEPB0>.




Figure 3.5.31 Port B0

(2) PB1 (TA1OUT, RXD2)

Port B1 is I/O port pins and can also is used as RXD input for the serial channels. In case of use RXD2, it is possible to logical invert by setting the register PB<PB1>.




Figure 3.5.32 Port B1





Figure 3.5.33 Port B3

(4) PB4 (INT1), PB5 (INT2, TA3OUT), PB6 (INT3, TB0OUT0)






Figure 3.5.34 PB4 to PB6

				Poi	rt B Register					
		7	6	5	4	3		2	1	0
РВ	bit Symbol		PB6	PB5	PB4	PB3			PB1	PB0
(0022H)	Read/Write			R/	W				F	R/W
	After Reset			Input	Mode				Inpu	t Mode
			1	1	1	1			1	1
				Port B	Control Regi	ster				
		7	6	5	4	3		2	1	0
PBCR	bit Symbol		PB6C	PB5C	PB4C	PB3C			PB1C	PB0C
(0024H)	Read/Write			V	V					W
	After Reset			()					0
			0	: IN	1: OU	Т				
•				Port B F	unction Reg	ister				
		7	6	5	4	3		2	1	0
PBFC	bit Symbol		PB6F	PB5F	PB4F	PB3F			PB1F	PB0F
(0025H)	Read/Write			V	V					W
	After Reset			()					0
			0: PORT	0: PORT	0: PORT	0: PORT	.		0: PORT	0:PORT
	Function		1: INT3	1: INT2	1: INT1	1: INT0	- 1		1: TA1OUT	1:TXD2
			TB0OUT0	TA3OUT						
							→	INT2	TA3OUT se	ttina
							×PB5C>			-
							<pb5f≫< td=""><td></td><td>0</td><td>1</td></pb5f≫<>		0	1
							0	inp	ut port	output port
							1	ı	NT2	TA3OUT
								INT3,	TB0OUT0 s	setting
							PB6C>	•	0	,
							<pb6f≫< td=""><td></td><td>0</td><td>1</td></pb6f≫<>		0	1
							0	inp	ut port	output port
							1	1	NT3	TB0OUT0
				Port B	ODE Regis	ter				
		7	6	5	4	3		2	1	0
PBODE	bit Symbol							_		ODEPB0
(002BH)	Read/Write									W
	After Reset									0
										TXD2
	Francisco									0:CMOS
	Function									1:Open
										Drain

Note 1: Read-Modify-Write is prohibited for the registers PBCR, PBFC and PBODE.

Note 2: PB0/TA0IN pin does not have a register changing PORT/FUNCTION.

For example, when it is used as an input port, the input signal is inputted to 8 bit timer.

Note 3: PB1/RXD1 pin does not have a register changing PORT/FUNCTION.

For example, when it is used as an input port, the input signal is inputted to SIO as the serial receive data.

Figure 3.5.35 Register for Port B

3.5.14 Port C (PC0 to PC5)

Port C0 to C5 are 6-bit general-purpose I/O ports. Each bit can be set individually for input or output. Resetting sets PC0 to PC5 to be an input ports. It also sets all bits of the output latch register to "1".

In addition to functioning as general-purpose I/O port pins, PC0 to PC5 can also function as the I/O for serial channels 0 and 1. A pin can be enabled for I/O by writing a "1" to the corresponding bit of the Port C Function Register (PCFC).

Resetting resets all bits of the registers PCCR and PCFC to 0 and sets all pins to be input ports .

(1) Port C0, C3 (TXD0/TXD1)

As well as functioning as I/O port pins, port C0 and C3 can also function as serial channel TXD output pins. In case of use TXD0/TXD1, it is possible to logical invert by setting the register PC<PC0,PC3>.

And ports C0 to C3 have a programmable open drain function, which can be control the register PCODE<0DEPC0, ODEPC3>.




Figure 3.5.36 Port C0 and C3

(2) Port C1, C4 (RXD0, 1)

Port C1 and C4 are I/O port pins and can also is used as RXD input for the serial channels. In case of use RXD0/RXD1, it is possible to logical invert by setting the register PC<PC1,PC4>.

And input data of SIO0 can be select from RXD/PC1 pin or OPTRX0/P70 by setting the register PCFC2<P70F2>.




Figure 3.5.37 Port C1 and C4

(3) Port C2 (/CTS0, SCLK0), C5 (/CST1, SCLK1)

Port C2 and C4 are I/O port pins and can also is used as /CTS input or SCLK input/output for the serial channels. In case of use /CTS,SCLK, it is possible to logical invert by setting the register PC<PC2,PC5>.




Figure 3.5.38 Port C2 and C5

				Por	t C Register				
		7	6	5	4	3	2	1	0
PC	bit Symbol			PC5	PC4	PC3	PC2	PC1	PC0
(0023H)	Read/Write					R/	W		
	After Reset					Input	mode		
				1	1	1	1	1	1
				Port C	Control Regi	ster			
		7	6	5	4	3	2	1	0
PCCR	bit Symbol			PC5C	PC4C	PC3C	PC2C	PC1C	PC0C
(0026H)	Read/Write					V	/		
	After Reset			0	0	0	0	0	0
					0:	: IN	1: OU	Γ	
				Port C F	Functon Reg	ister			
		7	6	5	4	3	2	1	0
PCFC	bit Symbol			PC5F		PC3F	PC2F		PC0F
(0027H)	Read/Write			W		W	W		W
	After Reset			0		0	0		0
				0: PORT		0: PORT	0: PORT		0: PORT
	Function			1: SCLK1		1: TXD1	1: SCLK0		1: TXD0
				Output			Out put		
				Port C	ODE Regis	ter			
		7	6	5	4	3	2	1	0
PCODE	bit Symbol					ODEPC3			ODEPC0
(0028H)	Read/Write					W			W
	After Reset					0			0
						TXD1			TXD0
	Function					0: CMOS			0: CMOS
	1 GHORIOTI					1: Open			1: Open
						Drain			Drain

Note 1: Read-Modify-Write is prohibited for the registers PCCR, PCFC and PCODE.

Note 2: PC1/RXD0, PC4/RXD1 pins do not have a register changing PORT/FUNCTION. For example, when it is used as an input port, the input signal is inputted to SIO as the serial receive data.

Figure 3.5.39 Register for Port C

3.5.15 Port D (PD0 to PD7)

Port D is an 8-bit output port. Resetting sets the output latch PD to "1", and PD0 to PD7 pin output "1".

In addition to functioning as output port, Port D also function as output pin for LCD controller (D1BSCP, D2BLP, D3BFR, DLEBCD and DOFFB), output pin for RTC alarm (/ALARM) and output pin for melody/alarm generator (MLDALM, /MLDALM). Above setting is used the function register PDFC.

Only PD6 has two output function which /ALARM and /MLDALM. This selection is used PD<PD6>. Resetting resets the function register PDFC to "0", and sets all ports to output ports.




Figure 3.5.40 Port D0 to D4, D7




Figure 3.5.41 Port D6

				Port D	register							
		7	6	5	4	3	2	1	0			
PD	bit Symbol	PD7	PD6		PD4	PD3	PD2	PD1	PD0			
(0029H)	Read/Write				R/	W						
	After Reset	1	1	1	1	1	1	1	1			
				Port D fund	tion register							
		7	6	5	4	3	2	1	0			
PDFC	bit Symbol	PD7F	PD6F		PD4F	PD3F	PD2F	PD1F	PD0F			
(002AH)	Read/Write				V	V	,					
	After Reset		0									
		0: PORT	0: PORT		0: PORT	0: PORT	0: PORT	0: PORT	0: PORT			
		1: MLDALM	1: /ALARM		1: DOFFB	1: DLEBCD	1: D3BFR	1: D2BLP	1: D1BSCP			
	Function		@ <pd6>=1</pd6>									
			1: /MLDALM									
			@ <pd6>=0</pd6>									

Note 1: Read-Modify-Write is prohibited for the registers PDFC.

Figure 3.5.42 Register for Port D

TMP91C820A

3.5.16 Port E (PE0 to PE7)

Port E is an 8-bit general-purpose I/O ports. Each bit can be set individually for input or output using the control register PECR. Resetting , the control register PECR to "0" and sets Port E to input ports. It also sets all bits of the output latch register to "1".

In addition to functioning as a general-purpose I/O port, Port E can also function as an data bus for LCD controller (LD0 to LD7). Above setting is used the function register PEFC.




Figure 3.5.43 Port E

				Port E	register							
		7	6	5	4	3	2	1	0			
PER	bit Symbol	PE7	PE6	PE5	PE4	PE3	PE2	PE1	PE0			
(002CH)	Read/Write				R/	W						
	After Reset	1	1	1	1	1	1	1	1			
				Port E Con	trol Register							
		7	6	5	4	3	2	1	0			
PECR	bit Symbol	PE7C	PE6C	PE5C	PE4C	PE3C	PE2C	PE1C	PE0C			
(002DH)	Read/Write		,		V	V						
	After Reset	0	0	0	0	0	0	0	0			
	Function	0: IN 1: OUT										
				Port E Fund	ction Register							
		7	6	5	4	3	2	1	0			
PEFC	bit Symbol	PE7F	PE6F	PE5F	PE4F	PE3F	PE2F	PE1F	PE0F			
(002EH)	Read/Write				V	V						
	After Reset	0	0	0	0	0	0	0	0			
Function 0: Port 1: data bus for LCDC (LD7 to LD0)												

Note 1: Read-Modify-Write is prohibited for PECR and PEFC.

Figure 3.5.44 Register for Port E

3.5.17 Port F (PF0 to PF7)

Port F is an 8-bit output port. Resetting sets the output latch PF to "1", and PF0 to PF7 pin output "1". In addition to functioning as output port, Port F also function as output pin for SDRAM controller (SDCKE,SDCLK,SDLDQM,SDUDQM,/SDWE), and output pin for SSIO (SSCLK). Above setting is used the function register PFFC.




Figure 3.5.45 Port F

				Port F	register				
		7	6	5	4	3	2	1	0
PF	bit Symbol	PF7	PF6	PF5	PF4	PF3	PF2	PF1	PF0
(0030H)	Read/Write				R/	W			
	After Reset	1	1	1	1	1	1	1	1
				Port F fund	ction register				
		7	6	5	4	3	2	1	0
PFFC	bit Symbol		PF6F	PF5F	PF4F	PF3F	PF2F	PF1F	PF0F
(0032H)	Read/Write				V	V			
	After Reset		1			()		
	Function	Always fixed	0: PORT	0: PORT	0: PORT	0: PORT	0: PORT	0: PORT	0: PORT
	i dilottori	to "0"	1: SDCLK	1: SDCKE	1: SDUDQM	1: SDLDQM	1: /SDWE	1: /SDCAS	1: /SDRAS

Note 1: Read-Modify-Write is prohibited for the registers PFFC.

Figure 3.5.46 Register for Port F

3.6 Chip Select/Wait Controller

On the TMP91C820A, four user-specifiable address areas (/CS0 to /CS3) can be set. The data bus width and the number of waits can be set independently for each address area (/CS0 to /CS3 and others).

The pins /CS0 to /CS3 (which can also function as port pins P60 to P63) are the respective output pins for the areas CS0 to CS3. When the CPU specifies an address in one of these areas, the corresponding /CS0 to /CS3 pin outputs the Chip Select signal for the specified address area (in ROM or SRAM). However, in order for the Chip Select signal to be output, the Port 6 Function Register P6FC must be set.

/CS2A to /CS2G and /CSEXA (CS pin except /CS0 to /CS3) are made by MMU.

These pins is /CS pin that area and BANK value is fixed without concern in setting of CS/WAIT controller.

The areas CS0 to CS3 are defined by the values in the Memory Start Address Registers MSAR0 to MSAR3 and the Memory Address Mask Registers MAMR0 to MAMR3.

The Chip Select/Wait Control Registers B0CS to B3CS and BEXCS should be used to specify the Master Enable/Disable status the data bus width and the number of waits for each address area.

The input pin controlling these states is the bus wait request pin (/WAIT).

3.6.1 Specifying an Address Area

The CS0 to CS3 address areas are specified using the start address registers (MSAR0 to MSAR3) and memory address mask registers (MAMR0 to MAMR3).

At each bus cycle, a compare operation is performed to determine if the address on the specified a location in the CS0 to CS3 area. If the result of the comparison is a match, this indicates an access to the corresponding CS area. In this case, the /CS0 to /CS3 pin outputs the chip select signal and the bus cycle operates in accordance with the settings in chip select/wait control register B0CS to B3CS. (See 3.6.2, Chip Select/Wait Control Registers.)

→ Sets start addresses for areas CS0 to CS3.

(1) Memory Start Address Registers

Figure 3.6.1 shows the Memory Start Address Registers. The Memory Start Address Registers MSAR0 to MSAR3 set the start addresses for the CS0 to CS3 areas. Set the upper eight bits (A23 to A16) of the start address in <S23: S16>. The lower 16 bits of the start address (A15 to A0) are permanently set to 0. Accordingly, the start address can only be set in 64-Kbyte increments, starting from 000000H. Figure 3.6.2 shows the relationship between the start address and the start address register value.

0 MSAR0 /MSAR1 S23 bit Symbol S22 S21 S20 S19 S18 S17 S16 (00C8H)/ (00CAH) Read/Write R/W MSAR2 MSAR3 After reset (00CCH)/ (00CEH) Function Determines A23 to A16 of start address

Memory Start Address Registers (for areas CS0 to CS3)

Figure 3.6.1 Memory Start Address Register




Figure 3.6.2 Relationship between Start Address and start Address Register Value

(2) Memory Address Mask Registers

Figure 3.6.3 shows the Memory Address Mask Registers. Memory address mask registers MAMR0 to MAMR3 are used to set the size of the CS0 to CS3 areas by specifying a mask for each bit of the start address set in memory start address registers MAMR0 to MAMR3. The compare operation used to determine if an address is in the CS0 to CS3 areas is only performed for bus address bits corresponding to bits set to "0" in these registers. Also, the address bits that can be masked by MAMR0 to MAMR3 differ between CS0 to CS3 areas. Accordingly, the size that can be each area is different.

Memory address mask register (for CS0 area)

MAMR0 (00C9H)

		7	6	5	4	3	2	1	0				
0	bit Symbol	V20	V15	V14 to 9	V8								
1)	Read/Write		R/W										
	After Reset	1	1	1	1	1	1	1	1				
	Function		Sets size of CS0 area 0: used for address compare										

Range of possible settings for CS0 area size: 256 bytes to 2 Mbytes

Memory address mask register (CS1)

MAMR1 (00CBH)

		7	6	5	4	3	2	1	0				
1	bit Symbol	V21	V21 V20 V19 V18 V17 V16 V15 to 9 V8										
H)	Read/Write		R/W										
	After Reset	1	1	1	1	1	1	1	1				
	Function		Sets size of CS1 area 0: Used for address compare										

Range of possible settings for CS1 area size: 256 bytes to 4M bytes.

Memory address mask register (CS2, CS3)

MAMR2 / MAMR3 (00CDH) (00CFH)

L		7	6	5	4	3	2	1	0				
; [bit Symbol	V22	V22 V21 V20 V19 V18 V17 V16 V										
)	Read/Write		R/W										
I	After reset	1	1 1 1 1 1 1 1										
	Function		Sets size of CS2 or CS3 area 0: used for address compare										

Range of possible settings for CS2 and CS3 area sizes: 32 Kbytes to 8 Mbytes.

Figure 3.6.3 Memory Address mask Registers

(3) Setting Memory Start Addresses and Address Areas

Figure 3.6.4 show an example of specifying a 64-Kbyte-address area starting from 010000H using the CS0 areas.

Set "01H" in memory start address register MSAR0<S23: 16>(corresponding to the upper 8 bits of the start address). Next, calculate the difference between the start address and the anticipated end address (01FFFFH) based on the size of the CS0 area. Bits 20 to 8 of the result correspond to the mask value to be set for the CS0 area. Setting this value in memory address mask register MAMR0<V20: 8>sets the area size This example sets 07H in MAMR0 to specify a 64K-byte area.




Figure 3.6.4 Example showing how to set the CSO area

After a reset, MSAR0 to MSAR3 and MAMR0 to MAMR3 are set to "FFH". B0CS<B0E>, B1CS<B1E> and B3CS<B3E> are reset to "0". This disabling the CS0, CS1 and CS3 areas. However, as B2CS<B2M> to "0" and B2CS<B2E> to "1", CS2 is enabled from 000FE0H-000FFFH to 003000H-FFFFFFH in TMP91C820A. Also, the bus width and number of waits specified in BEXCS are used for accessing addresses outside the specified CS0 to CS3 area. (See 3.6.2, Chip Select/Wait Control Registers.)


(4) Address Area Size Specification

Table 3.6.1 shows the relationship between CS area and area size. Indicates areas that cannot be set by memory start address register and address mask register combinations. When setting an area size using a combination indicated by $\,$, set the start address mask register in the desired steps starting from 000000H.

If the CS2 area is set to 16M-bytes or if two or more areas overlap, the smaller CS area number has the higher priority.

Example: To set the area size for CS0 to 128 Kbytes:

① Valid start addresses



② Invalid start addresses




Table 3.6.1 Valid area sizes for each CS area

Size (bytes) CS area	256	512	32 K	64 K	128 K	256 K	512 K	1 M	2 M	4 M	8 M
CS0											
CS1											
CS2											
CS3											

Note: Indicates areas that cannot be set by memory start address register and address mask register combinations.

3.6.2 Chip Select/Wait Control Registers

Figure 3.6.5 lists the Chip Select/Wait Control Registers.

The Master Enable/Disable, Chip Select output waveform, data bus width and number of wait states for each address area (CS0 to CS3 and others) are set in their respective chip select/wait control registers, B0CS to B3CS and BEXCS.

Chip Select/Wait Control Register 6 5 0 B0CS Bit symbol B0E B0OM1 В0ОМ0 **B0BUS** B0W2 B0W1 B0W0 (00C0H) Read/Write W After Reset 0 0 Read-0 0 0 0 0 0: Disable Chip Select output Data bus Number of Waits Modify-Write 1: Enable waveform selection width 000: 2 waits 100: reserved 00: For ROM/SRAM 0: 16 bits 001: 1 wait 101: 3 waits instructions Function 010: 1 wait + N 01: 1: 8 bits 110: 4 waits 10: Don't care 011: 0 waits 111: 8 waits prohibited. B1CS Bit Symbol B1E B1OM1 B1OM0 B1BUS B1W2 B1W1 B1W0 (00C1H) Read/Write W After Reset 0 0 n 0 0 0 0 Read-0: Disable Modify-Chip Select output Data bus Number of Waits 1: Enable waveform selection width 000: 2 waits 100: reserved Write 00: For ROM/SRAM 0: 16 bits 001: 1 wait 101: 3 waits instructions Function 01: 1: 8 bits 010: 1 wait + N 110: 4 waits 10: Don't care 011: 0 waits 111: 8 waits prohibited. B2CS B2E B2M B2OM0 B2BUS B2W2 B2W1 B2W0 Bit Symbol B2OM1 (00C2H) Read/Write After Reset 0 0 n 0 0 0 0 Read-0: Disable CS2 area Number of waits Chip Select output Data bus Modify-Write 1: Enable selection waveform selection width 000: 2 waits 100: reserved 00: For ROM/SRAM 0: 16 bits 001: 1 wait 101: 3 waits 0: 16-Mbyte instructions **Functions** 010: 1 wait + N area 01. 1: 8 hits 110: 4 waits 1: CS area 10: Don't care 011: 0 waits 111: 8 waits prohibited. B3W1 B3W0 B3CS В3Е В3ОМ0 **B3BUS** B3W2 Bit Symbol **B3OM1** (00C3H) Read/Write W After Reset 0 0 0 0 0 0 Read-0: Disable Chip Select output Data bus Number of waits Modify-1: Fnable waveform selection width 000: 2 waits 100: reserved Write 00: For ROM/SRAM 0: 16 bits 101: 3 waits 001: 1 wait instructions **Functions** 01: 1: 8 bits 010: 1 wait + N 110: 4 waits are 10: Don't care 011: 0 waits 111: 8 waits prohibited. **BEXCS BEXBUS** BEXW2 BEXW1 BEXW0 Bit Symbol (00C7H) Read/Write After Reset 0 0 0 0 Read-Data bus Number of Waits Modifywidth 000: 2 waits 100: reserved Write **Functions** 0: 16 bits 001: 1 wait 101: 3 waits instructions 010: 1 wait + N 110: 4 waits 1: 8 bits are 011: 0 waits 111: 8 waits prohibited. Chip select output waveform Master enable bit selection Number of address area waits disable For ROM/SRAM 00 (See 3.6.2, (3) Wait Control.) enable 01 Data bus width selection 10 Don't care CS2 area selection 11 16-bit data bus 16-Mbyte area 8-bit data bus Specified address area

Figure 3.6.5 Chip Select/Wait Control Registers

(1) Master Enable bits

Bit 7 (<B0E>, <B1E>, <B2E> or <B3E>) of a chip select/wait control register is the master bit, which is used to enable or disable settings for the corresponding address area. Writing "1" to this bit enables the settings. Reset disables (sets to "0")<B0E>, <B1E> and <B3E>, and enabled (sets to "1") <B2E>. This enables area CS2 only.

(2) Data bus width selection

Bit 3 (<B0BUS>, <B1BUS>, <B2BUS>, <B3BUS> or <BEXBUS>) of a chip select/wait control register specifies the width of the data bus. This bit should be set to "0" when memory is to be accessed using a 16-bit data bus and to "1" when an 8-bit data bus is to be used.

This process of changing the data bus width according to the address being accessed is known as "dynamic bus sizing". For details of this bus operation see Table 3.6.2.

high-impedance; also, that the write strobe signal for the bus remains inactive.	xxxx: Indicates that the input data from these bits are ignored during a read. During a write, indicates that the bus for these bits goes too
--	---

91C820A-100

Operand Data	Operand	Memory	CPU	CPU	Data			Conto	rol for RE	EAD cycle	•				Contro	ll for WR	ITE cycle	e				
Bus Width	Start Address	Data Bus Width	Address	D15 to D8	D7 to D0	R/W	/RD	/WR	/HWR	/SRLB	/SRUB	/SRWR	R/W	/RD	/WR	/HWR	/SRLB	/SRUB	/SRWR			
	2n+0	8 bits	2n+0	XXXX	b7-b0																	
	(Even number)	16 bits	2n+0	XXXX	b7-b0							L	Н				L	Н	L	Н		
8 bits	2n+1 (Odd	8 bits	2n+1	XXXX	b7-b0					L	Н				L	Н	L	Н				
	number)	16 bits	2n+1	b7-b0	XXXX					Н	L				Н	L	Н	L				
	2n+0 (Even	8 bits	2n+0 2n+1	XXXX XXXX	b7-b0 b15-b8					L	Н				L	Н	L	Н	Table 3.6.2 Dynamic bus sizing			
	number)	16 bits	2n+0	b15-b8	b7-b0								L	L				L	L	L	L	
16 bits	2n+1 (Odd number)	8 bits	2n+1 2n+2	XXXX XXXX	b7-b0 b15-b8					L	Н				L	Н	L	Н	TIIIC Cu			
		16 bits	2n+1	b7-b0	XXXX	Н	L	Н	L H	. Н	Н	Н	Н	L	Н	L	Н	Н	L	Н	L	L
			2n+2	XXXX	b15-b8									L	Н				L	Н	L	Н
	2n+0 (Even	8 bits	2n+0 2n+1 2n+2 2n+3	XXXX XXXX XXXX	b7-b0 b15-b8 b23-b16 b31-b24					L	Н	Н			L	Н	L	Н				
	number)	16 bits	2n+0 2n+2	b15-b8 b31-b24	b7-b0 b23-b16							L	L				L	L	L	L		
32 bits	2n+1 (Odd	8 bits	2n+1 2n+2 2n+3 2n+4	XXXX XXXX XXXX XXXX	b7-b0 b15-b8 b23-b16 b31-b24					L	Н				L	Н	L	Н				
	number)	16 bits	2n+1	b7-b0	XXXX					Н	L				Н	L	Н	L				
			2n+2 2n+4	b23-b16 XXXX	b15-b8 b31-b24					L	L				L	L	L	L	-			
	1		ZII+4	АЛЛА	0312024					L	Н				L	Н	L	Н				

(3) Wait control

Bits 0 to 2 (<B0W0 to B0W2>, <B1W0 to B1W2>, <B2W0 to B2W2>, <B3W0 to B3W2>, <BEXW0 to BEXW2>) of a chip select/wait control register specify the number of waits that are to be inserted when the corresponding memory area is accessed.

The following types of wait operation can be specified using these bits. Bit settings other than those listed in the table should not be made.

		1
<bxw2 bxw0="" ~=""></bxw2>	No. of Waits	Wait Operation
000	2WAIT	Inserts a wait of 2 states, irrespective of the WAIT pin state.
001	1WAIT	Inserts a wait of 1 state, irrespective of the WAIT pin state.
010	1WAIT + N	Samples the state of the WAIT pin after inserting a wait of one state. If the
		WAIT pin is Low, the waits continue and the bus cycle is extended until the
		pin goes high.
011	0WAIT	Ends the bus cycle without a wait, regardless of the WAIT pin state.
100	Reserved	Invalid setting
101	3WAIT	Inserts a wait of 3 state, irrespective of the WAIT pin state.
110	4WAIT	Inserts a wait of 4 state, irrespective of the WAIT pin state.
111	8WAIT	Inserts a wait of 8 state, irrespective of the WAIT pin state.

Table 3.6.3 Wait operation settings

A Reset sets these bits to "000" (2 waits).

(4) Bus width and wait control for an area other than CS0 to CS3

The chip select/wait control register BEXCS controls the bus width and number of waits when memory locations, which are not in one of the four user-specified address areas (CS0 to CS3), are accessed. The BEXCS register settings are always enabled for areas other than CS0 to CS3.

(5) Selecting 16-Mbyte area/specified address area

Setting B2CS<B2M> (bit 6 of the chip select/wait control register for CS2) to "0" designates the 16-Mbyte area (000FE0H-000FFFH, 003000H-FF7FFFH) as the CS2 area. Setting B2CS<B2M> to "1" designates the address area specified by the start address register MSAR2 and the address mask register MAMR2 as CS2 (i.e. if B2CS<B2M> = 1, CS2 is specified in the same manner as CS0, CS1 and CS3 are).

A Reset clears this bit to "0", specifying CS2 as 16-M bytes address area.

(6) Procedure for setting chip select/wait control

When using the chip select/wait control function, set the registers in the following order:

Set the Memory Start Address Registers MSAR0 to MSAR3.

Set the start addresses for CS0 to CS3.

② Set the Memory Address Mask Registers MAMR0 to MAMR3.

Set the sizes of CS0 to CS3.

③ Set the chip select/wait control registers B0CS to B3CS.

Set the Chip Select output waveform, data bus width, number of waits and Master Enable/Disable status for /CS0 to /CS3.

The CS0 to S3 pins can also function as pins P60 to P63. To output a Chip Select signal using one of these pins, set the corresponding bit in the Port 6 Function Register P6FC to "1". If a CS0 "to S3 address is specified which is actually an internal I/O and RAM area address, the CPU accesses the internal address area and no Chip Select signal is output on any of the /CS0 to /CS3 pins.

Setting example:

In this example CS0 is set to be the 64-Kbyte area 010000H to 01FFFFH. The bus width is set to 16 bits and the number of waits is set to 0.

MSAR0 = 01H......Start address: 010000H

MAMR0 = 07H.....Address area: 64 Kbytes

B0CS = 83H.....ROM/SRAM, 16-bit data bus, zero waits, CS0 area settings enabled

3.6.3 Connecting external memory

Figure 3.6.6 shows an example of how to connect external memory to the TMP91C820A. In this example the ROM is connected using a 16-bit bus. The RAM and I/O are connected using an 8-bit bus.




Figure 3.6.6 Example of external memory connection (ROM uses 16-bit bus; RAM and I/O use 8-bit bus.)

A Reset clears all bits of the Port 6 Control Register P6CR and the Port 6 Function Register P6FC to "0" and disables output of the CS signal. To output the CS signal, the appropriate bit must be set to "1".

3.7 8-bit Timers (TMRA)

The TMP91C820A features 4 built-in 8-bit timers.

These timers are paired into four modules: TMRA01 and TMRA23. Each module consists of two channels and can operate in any of the following four operating modes.

- 8-Bit Interval Timer Mode
- 16-Bit Interval Timer Mode
- 8-Bit Programmable Square Wave Pulse Generation Output Mode (PPG: variable duty cycle with variable period)
- 8-Bit Pulse Width Modulation Output Mode (PWM variable duty cycle with constant period)

Figure 3.7.1 to Figure 3.7.2 Show block diagrams for TMRA01 and TMRA23.

Each channel consists of an 8-bit up-counter, an 8-bit comparator and an 8-bit timer register. In addition, a timer flip-flop and a prescaler are provided for each pair of channels.

The operation mode and timer flip-flops are controlled by five controls SFR (special-function registers).


Each of the two modules (TMRA01 and TMRA23) can be operated independently. All modules operate in the same manner; hence only the operation of TMRA01 is explained here.


The contents of this chapter are as follows.

- 3.7.1 Block diagrams
- 3.7.2 Operation of each circuit
- 3.7.3 SFR
- 3.7.4 Operation in each mode
 - (1) 8-Bit Timer Mode
 - (2) 16-Bit Timer Mode
 - (3) 8-Bit PPG (programmable pulse generation) Output Mode
 - (4) 8-Bit PWM (pulse width modulation) Output Mode
 - (5) Mode settings

Table 3.7.1 Registers and pins for each module

	Module	TMRA01	TMRA23		
External	Input pin for external clock	TA0IN (shared with PB0)	No		
pin	Output pin for timer flip-flop	TA1OUT (shared with PB1)	TA3OUT (shared with PB5)		
	Timer run register	TA01RUN (0100H)	TA23RUN (0108H)		
SFR	Timer register	TA0REG (0102H) TA1REG (0103H)			
(address)	Timer mode register	TA01MOD (0104H)	TA23MOD (010CH)		
	Timer flip-flop control register	TA1FFCR (0105H)	TA3FFCR (010DH)		





3.7.2 Operation of each circuit

(1) Prescaler

A 9-bit prescaler generates the input clock to TMRA01.

The clock T0 is divided by 4 and input to this prescaler. T0 can be either f_{FPH} or fc/16 and is selected using the Prescaler Clock Selection Register SYSCR0<PRCK1,PRCK0>.

The prescaler operation can be controlled using TA01RUN<TA0PRUN> in the timer control register. Setting <TA0PRUN> to "1" starts the count; setting <TA0PRUN> to "0" clears the prescaler to zero and stops operation. Table 3.7 (2) shows the various prescaler output clock resolutions.

Table 3.7.2 Prescaler output clock resolution

@fc = 16 MHz, fs = 32.768 kHz

System Clock	Prescaler Clock	Gear Value		Prescaler Output	Clock Resolution	1
Selection <sysck></sysck>	Selection <prck1,prck0></prck1,prck0>	<gear2~gear0></gear2~gear0>	фТ1	фТ4	фТ16	фТ256
1 (fs)		XXX	fs/2 ³ (244 μs)	fs/2 ⁵ (977 μs)	fs/2 ⁷ (3.9 μs)	fs/2 ¹¹ (62.5 µs)
		000 (fc)	$fc/2^3 (0.5 \mu s)$	fc/2 ⁵ (2.0 μs)	$fc/2^7 (8.0 \mu s)$	fc/2 ¹¹ (128 μs)
	00	001 (fc/2)	fc/2 ⁴ (1.0 μs)	fc/2 ⁶ (4.0 μs)	fc/2 ⁸ (16 μs)	fc/2 ¹² (256 μs)
	(f _{FPH})	010 (fc/4)	fc/2 ⁵ (2.0 μs)	fc/2 ⁷ (8.0 μs)	fc/2 ⁹ (32 μs)	fc/2 ¹³ (512 μs)
0 (fc)		011 (fc/8)	fc/2 ⁶ (4.0 μs)	fc/2 ⁸ (16 μs)	fc/2 ¹⁰ (64 μs)	fc/2 ¹⁴ (1024 μs)
		100 (fc/16)	fc/2 ⁷ (8.0 μs)	fc/2 ⁹ (32 μs)	fc/2 ¹¹ (128 μs)	fc/2 ¹⁵ (2048 µs)
	10 (fc/16 CLOCK)	XXX	fc/2 ⁷ (8.0 μs)	fc/2 ⁹ (32 μs)	fc/2 ¹¹ (128 μs)	fc/2 ¹⁵ (2048 μs)

xxx: Don't care

(2) Up-counters (UC0 and UC1)

These are 8-bit binary counters which count up the input clock pulses for the clock specified by TA01MOD.

The input clock for UC0 is selectable and can be either the external clock input via the TA0IN pin or one of the three internal clocks T1, T4 or T16. The clock setting is specified by the value set in TA01MOD<TA01CLK1,TA01CLK0>.

The input clock for UC1 depends on the operation mode. In 16-Bit Timer Mode, the overflow output from UC0 is used as the input clock. In any mode other than 16-Bit Timer Mode, the input clock is selectable and can either be one of the internal clocks T1, T16 or T256, or the comparator output (the match detection signal) from TMRA0.

For each interval timer the timer operation control register bits TA01RUN<TA0RUN> and TA01RUN<TA1RUN> can be used to stop and clear the up-counters and to control their count. A Reset clears both up-counters, stopping the timers.

(3) Timer registers (TA0REG and TA1REG)

These are 8-bit registers, which can be used to set a time interval. When the value set in the timer register TA0REG or TA1REG matches the value in the corresponding up-counter, the Comparator Match Detect signal goes Active. If the value set in the timer register is 00H, the signal goes Active when the up counter overflows.

The TAOREG are double buffer structure, each of which makes a pair with register buffer.

The setting of the bit TA01RUN<TA0RDE> determines whether TA0REG's double buffer structure is enabled or disabled. It is disabled if <TA0RDE> = "0" and enabled if <TA0RDE> = "1". When the double buffer is enabled, data is transferred from the register buffer to the timer register when a 2^n - 1 overflow occurs in PWM Mode, or at the start of the PPG cycle in PPG Mode. Hence the double buffer cannot be used in Timer Mode.

A Reset initializes <TA0RDE> to "0", disabling the double buffer. To use the double buffer, write data to the timer register, set <TA0RDE> to "1", and write the following data to the register buffer. Figure 3.7.3 show the configuration of TA0REG.




Figure 3.7.3 Configuration of TA0REG

Note: The same memory address is allocated to the timer register and the register buffer. When <TA0RDE> = 0, the same value is written to the register buffer and the timer register; when <TA0RDE> = 1, only the register buffer is written to.

The address of each timer register is as follows.

TA0REG: 000102H TA1REG: 000103H TA2REG: 00010AH TA3REG: 00010BH

All these registers are write-only and cannot be read.

(4) Comparator (CP0)

The comparator compares the value in an up counter with the value set in a timer register. If they match, the up counter is cleared to zero and an interrupt signal (INTTA0 or INTTA1) is generated. If timer flip-flop inversion is enabled, the timer flip-flop is inverted at the same time.

(5) Timer flip-flop (TA1FF)


The timer flip-flop (TA1FF) is a flip-flop inverted by the match detects signal (8-bit comparator output) of each interval timer.

Whether inversion is enabled or disabled is determined by the setting of the bit TA1FFCR<TAFF1IE> in the Timer flip-flops Control Register A Reset clears the value of TA1FF to "0". Writing "01" or "10" to TA1FFCR<TAFF1C1, TAFF1C0> sets TA1FF to 0 or 1. Writing "00" to these bits inverts the value of TA1FF (this is known as software inversion).

The TA1FF signal is output via the TA1OUT pin (which can also be used as PB1). When this pin is used as the timer output, the timer flip-flop should be set beforehand using the Port B Function Register PBCR, PBFC.

3.7.3 SFR

TMRA01 Run Register



I2TA01: Operation in IDLE2 Mode TA01PRUN: Run prescaler

TA1RUN: Run Timer 1 TA0RUN: Run Timer 0

Note: The values of bits 4 to 6 of TA01RUN are undefined when read.

TMRA23 Run Register

		7	6	5	4	3	2	1	0
TA23RUN	Bit symbol	TA2RDE				I2TA23	TA23PRUN	TA3RUN	TA2RUN
(0108H)	Read/Write	R/W					R/	W	
	After Reset	0				0	0	0	0
		Double				IDLE2	Timer Run/S	Stop control	
	Function	buffer			0: Stop 0: Stop & Clear			lear	
	Function	0: Disable				1: Operate	1: Run (cou	nt up)	
		1: Enable							
		TA2REG do	uble buffer co	ontrol				→ Timer Ru	ın/Stop control
		0 Disa	ble					0	Stop & Clear
		1 Ena	ble					1 1	Run (count up)

I2TA23: Operation in IDLE2 Mode

TA23PRUN: Run prescaler TA3RUN: Run Timer 3 TA2RUN: Run Timer 2

Note: The values of bits 4 to 6 of TA23RUN are undefined when read.

Figure 3.7.3 Register for TMRA




Figure 3.7.4 TMRA registers




Figure 3.7.5 TMRA registers




Figure 3.7.6 TMRA registers




Figure 3.7.7 TMRA register

3.7.4 Operation in each mode

(1) 8-Bit Timer Mode

Both TMRA0 and TMRA1 can be used independently as 8-bit interval timers.

Generating interrupts at a fixed interval (using TMRA1)

To generate interrupts at constant intervals using TMRA1 (INTTA1), first stop TMRA1 then set the operation mode, input clock and a cycle to TA01MOD and TA1REG register, respectively. Then, enable the interrupt INTTA1 and start TMRA1 counting.

Example: To generate an INTTA1 interrupt every 20 µseconds at fc = 16 MHz, set each register as follows:

```
* Clock state

System clock: High frequency (fc)

Prescaler clock: f<sub>FPH</sub>
```

	MS	В						I	.SB	
_		7	6	5	4	3	2	1	0	
TA01RUN	\leftarrow	_	-	X	X	_	_	0	-	Stop TMRA1 and clear it to 0.
TA01MOD	\leftarrow	0	0	X	X	1	0	-	-	Select 8-Bit Timer Mode and select $\phi T1$ (0.5 μs at fc = 16 MHz)
										as the input clock.
TA1REG	\leftarrow	0	0	1	0	1	0	0	0	Set TA1REG to 20 μ s ÷ ϕ T1 = 40 = 28H
INTETA01	\leftarrow	X	1	0	1	_	_	_	-	Enable INTTA1 and set it to Level 5.
TA01RUN	\leftarrow	_	X	X	X	_	1	1	_	Start TMRA1 counting.

Note: X = Don't care; "-" = No change

Select the input clock using Table 3.7 2.

Note: The input clocks for TMRA0 and TMRA1 are different from as follows.

TMRA0: TA0IN input, ϕ T1, ϕ T4 or ϕ T16

TMRA1: Match output of TMRA0, \$\phi T1\$, \$\phi T16\$, \$\phi T256\$

② Generating a 50% duty ratio square wave pulse

The state of the timer flip-flop (TA1FF) is inverted at constant intervals and its status output via the timer output pin (TA1OUT).

Example: To output a 3.0-µs square wave pulse from the TA1OUT pin at fc = 16 MHz, use the following procedure to make the appropriate register settings. This example uses TMRA1; however, either TMRA0 or TMRA1 may be used.

```
* Clock state
                 System clock: High frequency (fc)
                 Clock gear: 1 (fc)
                 Prescaler clock: fFPH
TA01RUN
                      X
                         X
                              X
                                                           Stop TMRA1 and clear it to 0.
TA01MOD
                                                           Select 8-Bit Timer Mode and select T1 (0.5 \ \mu s \ at \ fc = 16
                                                           MHz) as the input clock.
TA1REG
                          0
                               0
                                                           Set the timer register to 3.0 \mus ÷ \phiT1 ÷ 2 = 3
TA1FFCR
                                                           Clear TA1FF to "0" and set it to invert on the match detects
                                                           signal from TMRA1.
                                                           Set PB1 to function as the TA1OUT pin.
PBFC
```

Start TMRA1 counting.

Note: X = Don't care; "-" = No change

X X

_TA01RUN




Figure 3.7.8 Square wave output timing chart (50% Duty)

3 Making TMRA1 count up on the match signal from the TMRA0 comparator

Select 8-Bit Timer Mode and set the comparator output from TMRA0 to be the input clock to TMRA1.




Figure 3.7.9 TMRA1 count up on signal from TMRA0

(2) 16-Bit Timer Mode

Pairing the two 8-bit timers TMRA0 and TMRA1 configures a 16-bit interval timer.

To make a 16-bit interval timer in which TMRA0 and TMRA1 are cascaded together, set TA01MOD < TA01M1, TA01M0> to 01.

In 16-Bit Timer Mode, the overflow output from TMRA0 is used as the input clock for TMRA1, regardless of the value set in TA01MOD<TA01CLK1, TA01CLK0>. Table 3.7 (2) shows the relationship between the timer (interrupt) cycle and the input clock selection.

Setting example: To generate an INTTA1 interrupt every 0.5 seconds at fc = 16 MHz, set the timer registers TA0REG and TA1REG as follows:

* Clock state

System clock: High frequency (fc)

Clock gear: 1 (fc)

Prescaler clock: f_{FPH}

If ϕ T16 (8.0 μ s at 16 MHz) is used as the input clock for counting, set the following value in the registers: 0.5 s ÷ 8.0 μ s = 62500 = F424H; i.e. set TA1REG to F4H and TA0REG to 24H.

The comparator match signal is output from TMRA0 each time the up-counter UC0 matches TA0REG, though the up-counter UC0 is not be cleared.

In the case of the TMRA1 comparator, the match detect signal is output on each comparator pulse on which the values in the up counter UC1 and TA1REG match. When the match detect signal is output simultaneously from both the comparator TMRA0 and TMRA1, the up-counters UC0 and UC1 are cleared to 0 and the interrupt INTTA1 is generated. Also, if inversion is enabled, the value of the timer flip-flop TA1FF is inverted.

Example: When TA1REG = 04H and TA0REG = 80H




Figure 3.7.10 Timer output by 16-Bit Timer Mode

(3) 8-Bit PPG (Programmable Pulse Generation) Output Mode

Square wave pulses can be generated at any frequency and duty ratio by TMRA0. The output pulses may be active-Low or active-High. In this mode TMRA1 cannot be used.

TMRA0 outputs pulses on the TA1OUT pin (which can also be used as P71).




Figure 3.7.11 8 bit PPG output waveforms

In this mode a programmable square wave is generated by inverting the timer output each time the 8-bit up-counter (UC0) matches the value in one of the timer registers TA0REG or TA1REG. The value set in TA0REG must be smaller than the value set in TA1REG.

Although the up counter for TMRA1 (UC1) is not used in this mode, TA01RUN<TA1RUN> should be set to "1" so that UC1 is set for counting.

Figure 3.7.12 shows a block diagram representing this mode.




Figure 3.7.12 Block diagram of 8-Bit PPG Output Mode

If the TA0REG double buffer is enabled in this mode, the value of the register buffer will be shifted into TA0REG each time TA1REG matches UC0.

Use of the double buffer facilitates the handling of low-duty waves (when duty is varied).




Figure 3.7.13 Operation of register buffer

Example: To generate 1/4-duty 50-kHz pulses (at fc = 16 MHz):



* Clock state

System clock: High frequency (fc)

Clock gear: 1 (fc)

Prescaler clock: f_{FPH}

Calculate the value, which should be set in the timer register.

To obtain a frequency of 50 kHz, the pulse cycle t should be: $t = 1/50 \text{ kHz} = 20 \text{ } \mu \text{ s}$

 $\phi T1 = 0.5 \,\mu s$ (at 16 MHz);


$$20 \mu s \div 0.5 \mu s = 40$$

Therefore set TA1REG to 40 (28H)

The duty is to be set to 1/4: $t \times 1/4 = 20 \mu s \times 1/4 = 5 \mu s$

$$5 \mu s \div 0.5 \mu s = 10$$

Therefore, set TA0REG = 10 = 0AH.



Note: X = Don't care; "-" = No change

(4) 8-Bit PWM Output Mode

This mode is only valid for TMRA0. In this mode, a PWM pulse with the maximum resolution of 8 bits can be output.

When TMRA0 is used the PWM pulse is output on the TA1OUT pin (which is also used as P71). TMRA1 can also be used as an 8-bit timer.

The timer output is inverted when the up-counter (UC0) matches the value set in the timer register TA0REG or when 2^n - 1 counter overflow occurs (n = 6, 7 or 8 as specified by TA01MOD<PWM01 to PWM00>). The up-counter UC0 is cleared when 2^n - 1 counter overflow occurs.

The following conditions must be satisfied before this PWM mode can be used.

Value set in TA0REG < value set for 2^n - 1 counter overflow Value set in TA0REG 0




Figure 3.7.14 8-bit PWM waveforms

Figure 3.7.15 shows a block diagram representing this mode.




Figure 3.7.15 Block diagram of 8-Bit PWM Mode

In this mode the value of the register buffer will be shifted into TA0REG if $2^n - 1$ overflow is detected when the TA0REG double buffer is enabled.

Use of the double buffer facilitates the handling of low duty ratio waves.





Figure 3.7.16 Register buffer operation

Example: To output the following PWM waves on the TA1OUT pin at fc = 16 MHz:



To achieve a 63.5- μ s PWM cycle by setting ϕ T1 to 0.5 μ s (at fc = 16 MHz):

$$63.5 \ \mu s \div 0.5 \ \mu s = 127 = 2^n - 1$$

Therefore n should be set to 7.

Since the low-level period is 36.0 μ s when ϕ T1 = 0.5 μ s,

Prescaler clock: fFPH

set the following value for TA0REG:

$$36.0 \,\mu s \div 0.5 \,\mu s = 72 = 48 H$$

	MS	В]	LSB	
_							2			
TA01RUN	\leftarrow	_	X	X	X	-	_	_	0	Stop TMRA0 and clear it to 0.
TA01MOD	\leftarrow	1	1	1	0	_	_	0	1	Select 8-Bit PWM Mode (cycle: 2 ⁷ - 1) and select T1 as the
										input clock.
TA0REG	\leftarrow	0	1	0	0	1	0	0	0	Write 48H.
TA1FFCR	\leftarrow	X	X	X	X	1	0	1	X	Clear TA1FF to 0; enable the inversion and double buffer.
PBCR	\leftarrow	X	-	-	-	-	X	1	-	Cat DD 1 and the TA1OUT pin
PBFC	\leftarrow	X	-	_	_	_	X	1	_	Set PB1 and the TA1OUT pin.
PBFC TA01RUN	\leftarrow	1	X	X	X	-	1	-	1	Start TMRA0 counting.

Note: X = Don't care; "-" = No change

Table 3.7.3 PWM cycle

@fc = 16 MHz, fs = 32.768 kHz

Select System	Select Prescaler	G WI				I	WM cycl	e			
Clock	Clock	Gear Value <gear2~gear0></gear2~gear0>	$2^6 - 1$			$2^{7}-1$			$2^8 - 1$		
<sysck></sysck>	<prck1~prck0></prck1~prck0>	<gear2~gear0></gear2~gear0>	фТ1	фТ4	φT16	фТ1	φT4	φT16	фТ1	фТ4	φT16
1 (fs)		XXX	15.4 ms	61.5 ms	246 ms	31.0 ms	124 ms	496 ms	62.3 ms	249 ms	996 ms
		000 (fc)	31.5 μs	126 μs	504 μs	63.5 μs	254 m	1016 μs	127.5 μs	510 μs	2040 μs
	00 (f _{FPH})	001 (fc/2)	63.0 μs	252 μs	1008 μs	127 μs	508 μs	2032 μs	255 μs	1020 μs	4080 μs
		010 (fc/4)	126 µs	504 μs	2016 μs	254 μs	1016 μs	4064 μs	510 μs	2040 μs	8160 μs
0 (fc)		011 (^{fc} /8)	252 μs	1008 μs	4032 μs	508 μs	2032 μs	8128 μs	1020 μs	4080 μs	16.32 μs
		100 (fc/16)	504 μs	2016 μs	8064 μs	1016 μs	4064 μs	16.256 µs	2040 μs	8160 μs	32.64 μs
	10 (fc/16 clock)	XXX	504 μs	2016 μs	8064 μs	1016 μs	4064 μs	16.256 ms	2040 μs	8160 μs	32.64 μs

XXX: Don't care

(5) Settings for each mode

Table 3.7.4 shows he SFR settings for each mode.

Table 3.7.4 Timer mode setting registers

Register name	ster name TA01MOD							
<bit symbol=""></bit>	<ta01m1:ta01m 0=""></ta01m1:ta01m>	<pwm01:00></pwm01:00>	<ta1clk1:0></ta1clk1:0>	<ta0clk1:0></ta0clk1:0>	TAFF1IS			
Function	Timer mode	PWM cycle	Upper timer input clock	Lower timer input clock	Timer F/F invert signal select			
8-bit timer × 2 channels	00	1	Lower timer match \$\phi T1\$, \$\phi T16\$, \$\phi T256\$ (00, 01, 10, 11)	External clock \$\phi T1, \phi T4, \phi T16\$ (00, 01, 10, 11)	0: Lower timer output 1: Upper timer output			
16-bit timer mode	01	-	-	External clock \$\phi T1, \phi T4, \phi T16\$ (00, 01, 10, 11)	-			
8-bit PPG × 1 channel	10	-	-	External clock \$\phi T1, \phi T4, \phi T16\$ (00, 01, 10, 11)	-			
8-bit PWM × 1 channel	11	$2^6 - 1, 2^7 - 1, 2^8 - 1$ (01, 10, 11)	-	External clock \$\phi T1, \phi T4, \phi T16 (00, 01, 10, 11)	-			
8-bit timer × 1 channel	11	-	φΤ1, φΤ16, φΤ256 (01, 10, 11)	-	Output disabled			

Note:"-" = Don't care

(6) LCDC and MELODY/ALARM circuit supply mode

This function can operate only TMRA3. It can use LCDC or MELODY/ALARM souce clock TA3 clock generated by TMRA3. But this function is special mode, without low clock (XTIN,XTOUT), so keep the rule under below.

OPERATE

- 1. clock genelate by timer 3 (32KHz,50% duty)
- 2. clock supply start (<TA3LCDE>=1 or <TA3MLD>=1)
- 3. need set-up time (more $100 \mu S : 32KHz 3clk$)
- 4. LCDC or MELODY/ALARM start to operate

STOP

- 1. LCDC or MELODY/ALARM stop to operate
- 2. clock supply cut off (<TA3LCDE>=0 or <TA3MLD>=0)

EMCCR	0
(00E3H)	

	7	6	5	4	3	2	1	0
bit Symbol	PROTECT	TA3LCDE	AHOLD	TA3MLDE		EXTIN	DRVOSCH	DRVOSCL
Read/Write	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
After reset	0	0	1	0	0	0	1	1
	Protect flag	LCDC	Address hold	Melody/Alarm	Always fixed	1: External	fc oscillator	Fc oscillator
Function	0: OFF	Source clock	0;normal	Source clock	to "0"	clock	driver ability	driver ability
1 dilottori	1: ON	0:32KHz	1:enable	0:32KHz			1: NORMAL	1: NORMAL
		1:TA3OUT		1:TA3OUT			0: WEAK	0: WEAK

3.8 External memory extension function (MMU)

This is MMU function which can expand program / data area to 136M byte by having 4 local area.

Address pins to external memory are 2 extended address bus pins (EA24,EA25) and 8 extended chip select pins (/CS2A to /CS2G and /CSEXA) in addition to 24 address bus pins (A0 \sim A23) which are common specification of TLCS-900 and 4 chip select pins (/CS0 \sim /CS3) output from CS/WAIT controller.

The feature and the recommendation setting method of two types are shown below. In addition, AH in the table is the value which number address 23-16 displayed as hex.

	i -	
Purpose	Item	For many kinds class extended memory
	Maximum memory size	2MB:common2+14MB:bank (16MB×1pcs)
Program-ROM	Used local area, BANK number	LOCAL2(AH=C0-DF: 2MB ×7BANK)
1 Togram KOW	Setting CS/WAIT	Set up AH=80-FF to CS2
	Used /CS pin	/CS2A
	Maximum memory size	96MB(16MB × 6pcs)
Data-ROM	Used local area, BANK number	LOCAL3(AH=80-BF:4MB×24BANK)
Data-ROM	Setting CS/WAIT	Set up AH=80-FF to CS2
	Used /CS pins	/CS2B,/CS2C,/CS2D,/CS2E,/CS2F,/CS2G
	Maximum memory size	2MB:common1+14MB:bank (16MB×1pcs)
Data-SDRAM*	Used local area, BANK number	$LOCAL1(AH=40-5F: 2MB \times 7BANK))$
Data SDIV LVI	Setting CS/WAIT	Set up AH=40-7F to CS1
	Used /CS pin	/CS1
	Maximum memory size	1MB:common0+7MB:bank (8MB × 1pcs)
Data-RAM	Used local area, BANK number	$LOCAL0(AH=10-1F: 1MB \times 7BANK))$
Data-Kalvi	Setting CS/WAIT	Set up AH=00-1F to CS3
	Used /CS pin	/CS3
	Maximum memory size	$1MB(1MB \times 1pcs)$
Extended memory -1	Used local area, BANK number	None
Extended memory 1	Setting CS/WAIT	Set up AH=20-2F to CS0
	Used /CS pin	/CSO
	Maximum memory size	$256\text{KB}(256\text{KB} \times 1\text{pcs})$
Extended memory-2	Used local area, BANK number	None
Extended memory 2	Setting CS/WAIT	Set up AH=30-3F to /CSEX
	Used /CS pin	/CSEXA
Extended memory-3	Maximum memory size	256KB(64KB × 4pcs)
(Direct address assigned built-in	Used local area, BANK number	None
type LCD driver	Setting CS/WAIT	Set up AH=30-3F to /CSEX
type LCD unver	Used /CS pin	D1BSCP,D2BLP,D3BFR,DLEBCD
	Maximum memory size	512KB
Extended memory-4	Used local area, BANK number	None
	Setting CS/WAIT	Set up AH=30-3F to /CSEX
	Used /CS pin	None

*Note: SDRAM must be mapped in LOCAL1 area. It can't use othe area!

3.8.1 Recommendable memory map

The recommendation logic address memory map at the time of variety extension memory correspondence is shown in Fig. 3.8.1 (1). And, a physical-address map is shown in Fig. 3.8.1 (2).

However, when memory area is less than 16M bytes and is not expanded, please refer to section of CS/WAIT controller. Setting of register in MMU is not necessary.

Since it is being fixed, the address of a local-area cannot be changed.

When SDRAM is used, must locate to LOCAL1 area




Figure 3.8.1(1) Logical address map





Figure 3.8.1(2) Physical address map

3.8.2 Block diagram






Figure 3.8.2(1) Block diagram of MMU

3.8.3 Control registers

LOCAL0 register

LOCAL0 (0350H)

	7	6	5	4	3	2	1	0
bit Symbol	L0E					L0EA22	L0EA21	L0EA20
Read/Write	R/W						R/W	
After reset	0					0	0	0
Function	Use BANK for LOCAL0 0: not use 1: use					Setting BA	NK number f	or LOCAL0

LOCAL1 register

LOCAL1 (0351H)

	7	6	5	4	3	2	1	0
bit Symbol	L1E					L1EA23	L1EA22	L1EA21
Read/Write	R/W						R/W	
After reset	0					0	0	0
Function	Use BANK for LOCAL1 0: not use 1: use					Setting BA	NK number f	or LOCAL1

LOCAL2 register

LOCAL2 (0352H)

Ī		7	6	5	4	3	2	1	0
I	bit Symbol	L2E					L2EA23	L2EA22	L2EA21
	Read/Write	R/W						R/W	•
Ĭ	After reset	0		-			0	0	0
	Function	Use BANK for LOCAL2 0: disable 1: enable					Setting BA	NK number f	or LOCAL2

LOCAL3 register

LOCAL3 (0353H)

	7	6	5	4	3	2	1	0
bit Symbol	L3E			L3EA26	L3EA25	L3EA24	L3EA23	L3EA22
Read/Write	R/W			R/W	R/W	R/W	R/W	R/W
After reset	0			0	0	0	0	0
Function	Use BANK for LOCAL3 0: disable 1: enable		00000 to 00011 /CS2B		01100 to 01111 : /CS2E 10000 to 10011 : /CS2F 10100 to 10111 : /CS2G 11000 to 11111 : Set prohibition			

3.8.4 Operational description

Set up bank value and bank use in bank setting-register of each local area of LOCAL register in common area. Moreover, in that case, a combination pin is set up and the CS/WAIT controller simultaneously sets up mapping. When CPU outputs logical address of the local area, MMU outputs physical address to the outside pin according to value of bank setting-register. Access of external memory becomes possible therefore.

Please do not use as bank that overlaps with another bank since this common area overlaps with either of eight banks of local area on the physical map.

Example program is as next page follows




Figure 3.8.4.1 H/W Setting Example

At Figure 3.8.4.1, it shows example of connection TMP91C820A and some memories: Program ROM:MROM,16Mbyte, Data ROM:MROM,64Mbyte, Data RAM:SRAM,8Mbyte, 8bit bus, Display RAM:SDRAM,16Mbyte.

In case of 16bit bus memory connection, it need to shift 1bit address bus from TMP91C820A and 8bit bus case, direct connection address bus from TMP91C820A.

In that figure, Logical address and physical address are shown. And each memory allot each chip select signal, RAM:/CS0, SDRAM:/CS1, Program MROM:/CS2, Data MROM:/CS3. In case of this example, as Data MROM is 64Mbyte, this MROM connect to EA24 and EA25.

Initial condition after reset, because TMP91C820A access from CS2 area, CS2 area allots to Program ROM. It can set free setting except Program ROM.

;Initial	Setting		
;CS0			
	LD	(MSAR0),00H	; Logical address area: 000000H ~ 1FFFFFH
	LD	(MAMR0),FFH	; Logical address size: 2Mbyte
	LD	(B0CS),89H	; Condition: 8bit,1wait (8MB, SRAM)
;CS1			
	LD	(MSAR1),40H	; Logical address area: 400000H ~ 5FFFFFH
	LD	(MAMR1),FFH	; Logical address size: 4Mbyte
	LD	(B1CS),83H	; Condition: 16bit,0wait (16Mbyte, SDRAM)
;CS2			
	LD	(MSAR2),C0H	; Logical address area: C00000H ~ FFFFFH
	LD	(MAMR2),7FH	; Logical address size: 4Mbyte
	LD	(B2CS),C3H	; Condition: 16bit,0wait (16Mbyte, MROM)
;CS3			
	LD	(MSAR3),80H	; Logical address area: 800000H ~ BFFFFFH
	LD	(MAMR3),7FH	; Logical address size: 4Mbyte
	LD	(B3CS),85H	; Condition: 16bit,3wait (64Mbyte, MROM)
;CSX			
	LD	(BEXCS),00H	; Other: 16bit,2wait (don't care)
;Port			
	LD	(P6FC),3FH	; /CS0 ~ /CS3,EA24,EA25 :port6 setting
	LD	(P6FC2),02H	; /CS1 /SDCS setting
~			
	LDW	(PZCR),0707h	; /HWR,/WR,/RD
	LD LD	(PFFC),7Fh (SDACR),0ADh	; PF[6:0]=SDRAM Control ; Add-MUX Enable, 128M select
	LD	(SDACK), OADII	, Add-WOA Eliable, 126W select
~			; SDRAM setup-time
	ID	(CDACD) OCD	Add MHY Englis 199M - 1-4
	LD LD	(SDACR),06Dh (SDRCR),01h	; Add-MUX Enable, 128M select ; interval reflesh
		(,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,

Figure 3.8.4.2 Bank Operation S/W Example1

Secondly, it shows example of initial setting at Figure 3.8.4.2

Because /CS0 connect to RAM: 8bit bus, 8Mbyte, it need to set 8bit bus. At this example, it set 1-wait setting. In the same way /CS1 set to 16bit bus and 0-wait, /CS2 set 16bit bus and 0-wait, /CS3 set 16bit bus and 3-wait.

By CS/WAIT controller, each chip selection signal's memory size, don't set actual connect memory size, need to set that logical address size: fitting to each local area. Actual physical address is set by each area's BANK register setting.

CSEX setting of CS/WAIT controller is except above CS0 ~ CS3's setting. This program example isn't used CSEX setting.

Finally pin condition is set. PORT60 \sim 65 set to /CS0,1,2,3,EA24,EA25 and SDRAM condition.

	Operation /CS2 ***	**					
ORG	000000H		; Program ROM: Start address at Bank0 of Local2				
-	200000H		; Program ROM: Start address at Bank1 of Local2				
∎ORG ∎ORG	400000H		; Program ROM: Start address at Bank2 of Local2 ; Program ROM: Start address at Bank3 of Local2				
ORG	600000Н 800000Н		; Program ROM: Start address at Bank4 of Local2				
ORG	a00000H		; Program ROM: Start address at Bank4 of Local2				
ORG	c00000H		; Program ROM: Start address at Bank6 of Local2				
	0000001	<u>-</u>	, 110gram ROM. Start address at Banko of Eocal2				
ORG	E00000H	ł	; Program ROM: Start address at Bank7(=Common2) of Local2				
			; Logical address E00000H ~ FFFFFFH				
1			; Physical address 0E00000H ~ 0FFFFFFH				
1	LD	(LOCAL3),85H	; Local3 Bank5 set 14xxxxH				
1	LDW	HL,(800000H) —	; Load data (5555H) form Bank5 (140000H: Physical address)				
			of Local3 (/CS3)				
i	LD	(LOCAL3),88H	; Local3 Bank8 set 20xxxxH				
i	LDW	BC,(800000H) —	; Load data (AAAAH) form Bank8 (200000H: Physical address)				
i.			of Local3 (/CS3)				
ORG	FFFFFF	Ц	; Program ROM: End address at Bank7(=Common2) of Local2				
			, 1 Togram ROM. End address at Bank/(=Common2) of Local2				
			∐				
,****	/CS3 ***	**	Π				
ORG	0000000	Н	; Data ROM: Start address at Bank0 of Local3				
ORG	0400000	H	; Data ROM: Start address at Bank1 of Local3				
ORG	0800000H		; Data ROM: Start address at Bank2 of Local3				
ORG	0С00000Н		; Data ROM: Start address at Bank3 of Local3				
ORG	1000000H		; Data ROM: Start address at Bank4 of Local3				
ORG	1400000H		; Data ROM: Start address at Bank5 of Local3				
	dw	5555H ←	ť <u>!</u>				
op.c	1000000	T.T.					
ORG	1800000		; Data ROM: Start address at Bank6 of Local3				
ORG ORG	1C00000		; Data ROM: Start address at Bank7 of Local3 ; Data ROM: Start address at Bank8 of Local3				
UKG	2000000 dw	н ААААН ∢	; Data ROM: Start address at Banks of Locals				
I ~	uw	AAAAII	`				
ORG	2400000	Н	; Data ROM: Start address at Bank9 of Local3				
ORG	2800000		; Data ROM: Start address at Bank10 of Local3				
ORG	2C00000		; Data ROM: Start address at Bank11 of Local3				
ORG	3000000		; Data ROM: Start address at Bank12 of Local3				
ORG	3400000		; Data ROM: Start address at Bank13 of Local3				
ORG	3800000H		; Data ROM: Start address at Bank14 of Local3				
ORG	3C00000		; Data ROM: Start address at Bank15 of Local3				
0110							

Figure 3.8.4.3 Bank Operation S/W Example2

Here shows example of data access between one BANK and other BANK. Figure 3.8.4.3is one software example. A dot line square area shows one memory and each dot line square shows /CS2's Program ROM and /CS3's Data ROM. Program start from E00000H address, firstly, write to BANK register of LOCAL3 area upper 5-bit address of access point.

In case of this example, because most upper address bit of physical address is EA25, most upper address bit of BANK register is meaningless. 4-bits of upper 5-bits address means 16-BANKs. After setting BANK5, accessing $800000 \sim BFFFFFH$ address: logical local3 address, actually access to physical $1400000 \sim 1700000H$ address.

TOSHIBA




Figure 3.8.4.4 Bank Operation S/W Exapmle3

At Figure 3.8.4.4, it shows example of program jump.

In the same way with before example, two dot line squares show each /CS2's program ROM and /CS1's(SDCS) SDRAM. Program start from E00000H common address, firstly, write to BANK register of LOCAL2 area upper 3-bit address of jumping point.

After setting BANK1, jumping $C00000 \sim DFFFFFH$ address: logical local2 address, actually jump to physical $2000000 \sim 3FFFFFH$ address. When return to common area, it can only jump to $E00000 \sim FFFFFFH$ without writing to BANK register of LOCAL2 area.

By a way of setting of BANK register, the setting that BANK address and common address conflict with is possible. When two kinds or more logical addresses to show common area exist, management of BANK is confused. We recommends not to use The BANK setting, BANK address and common address conflict with.

When using LCD display data for SDRAM, we recommend setting display area to common area in SDRAM. Because of, LCD displays DMA occeur at sycronousless. If SDRAM bank is changed, you don't need to care only common area.

It is a mark paid attention to here, it needs to go by way of common area by all means when moves from a bank to a bank. In other words, it must write to BANK register only in common area and it prohibits writing the BANK registers in BANK area. If it modify the BANK register's data in BANK area, **program run-away**.

3.9 Serial Channels

TMP91C820A includes three serial I/O channels. For each channels either UART Mode (asynchronous transmission) or I/O Interface Mode (synchronous transmission) can be selected.

(Channel 2 can be selected only UART mode.)

 I/O Interface Mode Mode 0: For transmitting and receiving I/O data using the synchronizing signal SCLK for extending I/O.

7-bit data Mode 1: Mode 2: 8-bit data UART Mode 9-bit data

In Mode 1 and Mode 2 a parity bit can be added. Mode 3 has a wake-up function for making the master controller start slave controllers via a serial link (a multi-controller system).

Figure 3.9.2, 3, 4 are block diagrams for each channel.

Each Channel can be used independently.

Each channel operates in the same fashion except for the following points; hence only the operation of Channel 0 is explained below.

Table 3.9.1 Differences between Channels 0 to 2

	Channel 0	Channel 1	Channel 2
Pin Name	TXD0 (PC0) RXD0 (PC1) CTS0 /SCLK0 (PC2)	TXD1 (PC3) RXD1 (PC4) CTS1/SCLK1 (PC5)	TXD2 (PB0) RXD2 (PB1)
IrDA Mode	Yes	No	No

This chapter contains the following sections:

- 3.9.1 Block diagram
- 3.9.2 Operation of each circuit
- 3.9.3 **SFR**
- 3.9.4 Operation in each mode
- 3.9.5 Support for IrDA Mode




Figure 3.9.1 Data formats

3.9.1 Block diagrams

Figure 3.9.2 is a block diagram representing Serial Channel 0.




Figure 3.9.2 Block diagram of the Serial Channel 0




Figure 3.9.3 Block diagram of the Serial Channel 1




Figure 3.9.4 Block diagram of the Serial Channel 2

3.9.2 Operation of each circuit

(1) Prescaler, Prescaler clock selects

There is a 6-bit prescaler for waking serial clock. The clock selected using SYSCR<PRCK1:PRCK0> is divided by 4 and input to the prescaler as T0. The prescaler can be run by selecting the baud rate generator as the waking serial clock.

Table 3.9.2 shows prescaler clock resolution into the baud rate generator.

Table 3.9.2 Prescaler Clock Resolution to Baud Rate Generator

Select System	Select Prescaler Clock <prck1 to<br="">PRCK0></prck1>	Gear Value <gear2 to<br="">GEAR0></gear2>	Prescaler Output Clock Resolution			
Clock <sysck></sysck>			фТО	фТ2	фТ8	фТ32
1 (fs)	00 (f _{FPH})	XXX	fs _{/22}	fs _{/24}	fs _{/26}	fs _{/28}
0 (fc)		000 (fc)	fc _{/22}	fc _{/24}	fc _{/26}	$^{\mathrm{fc}}_{/2^{8}}$
		001 (^{fc} / ₂)	fc _{/23}	fc/25	fc _{/27}	fc/29
		010 (^{fc} / ₄)	fc _{/24}	fc _{/26}	fc/28	fc/210
		011 (^{fc} / ₈)	fc _{/25}	fc _{/27}	fc _{/29}	fc/211
		100 (^{fc} / ₁₆)	fc _{/26}	fc _{/28}	fc/210	fc/212
	10 (fc (¹ /16 clock)	XXX		fc _{/28}	fc _{/210}	fc _{/212}

Note: X = Don't care; "-" = Cannot be used

The Baud Rate Generator selects between 4 clock inputs: $\phi T0$, $\phi T2$, $\phi T8$, and $\phi T32$ among the prescaler outputs.

(2) Baud rate generator

The baud rate generator is a circuit, which generates transmission and receiving clocks that determine the transfer rate of the serial channels.

The input clock to the baud rate generator, ϕ T0, ϕ T2, ϕ T8 or ϕ T32, is generated by the 6-bit prescaler which is shared by the timers. One of these input clocks is selected using the BR0CR<BR0CK1 to BR0CK0> field in the Baud Rate Generator Control Register.

The baud rate generator includes a frequency divider, which divides the frequency by 1 or N + (16 - K) / 16 or 16 values, determining the transfer rate.

The transfer rate is determined by the settings of BR0CR<BR0ADDE, BR0S3 to BR0S0> and BR0ADD<BR0K3 to BR0K0>.

In UART Mode

(1) When BR0CR < BR0ADDE > = 0

The settings BR0ADD<BR0K3 to BR0K0> are ignored. The baud rate generator divides the selected prescaler clock by N, which is set in BR0CK<BR0S3 to BR0S0>. (N = 1, 2, 3 ... 16)

(2) When BR0CR < BR0ADDE > = 1

The N + (16 - K) / 16 division function is enabled. The baud rate generator divides the selected prescaler clock by N + (16 - K) / 16 using the value of N set in BR0CR<BR0S3 to BR0S0> (N = 2, 3 ··· 15) and the value of K set in BR0ADD<BR0K3 to R0K0> (K = 1, 2, 3 ··· 15)

Note: If N = 1 or N = 16, the N + (16 - K) / 16 division function is disabled. Set BR0CR<BR0ADDE> to 0.

• In I/O Interface Mode

The N + (16 - K) / 16 division function is not available in I/O Interface Mode. Set BR0CR<BR0ADDE> to 0 before dividing by N.

The method for calculating the transfer rate when the baud rate generator is used is explained below.

• In UART Mode
$$Baud Rate = \frac{Input clock of baud rate generator}{Frequency divider for baud rate generator} \div 16$$

• Integer divider (N divider)

For example, when the source clock frequency (fc) = 12.288 MHz, the input clock frequency = T2 (fc/16), the frequency divider N (BR0CR<BR0S3 to BR0S0>) = 5, and BR0CR<BR0ADDE>

= 0, the baud rate in UART Mode is as follows:

Baud Rate =
$$\frac{\text{fc/16}}{5} \div 16$$

= $12.288 \times 10^6 \div 16 \div 5 \div 16 = 9600 \text{ (bps)}$

Note: The N + (16 - K) / 16 division function is disabled and setting BR0ADD<BR0K3 to BR0K0> is invalid.

• N+(16-K)/16 divider (UART Mode only)

Accordingly, when the source clock frequency (fc) = $4.8 \, \text{MHz}$, the input clock frequency = T0, the frequency divider N (BR0CR<BR0S3 to BR0S0>) = 7, K (BR0ADD<BR0K3 to BR0K0>) = 3, and BR0CR <BR0ADDE> = 1, the baud rate in UART Mode is as follows:

* Clock state System clock: High frequency (fc)

Clock gear: 1 (fc)

Prescaler clock: System clock

Baud Rate =
$$\frac{fc/4}{7 + (16 - 3)/16} \div 16$$

$$= 4.8 \times 10^6 \div 4 \div (7 + 13/16) \div 16 = 9600 \text{ (bps)}$$

Table 3.9.3, Table 3.9.4 show examples of UART Mode transfer rates.

Additionally, the external clock input is available in the serial clock. (Serial Channels 0, 1). The method for calculating the baud rate is explained below:

• In UART Mode

Baud rate = external clock input frequency ÷ 16

It is necessary to satisfy (external clock input cycle)> = fc / 4

• In I/O Interface Mode

Baud rate = external clock input frequency

It is necessary to satisfy (external clock input cycle) >=16 / fc

Table 3.9.3 Transfer rate selection

(when baud rate generator Is used and BR0CR <BR0ADDE> = 0)

Unit (kbps)

fc [MHz]	Input Clock Frequency Divider	фТО	фТ2	фТ8	фТ32
	2	76.800	19.200	4.800	1.200
9.830400	4	38.400	9.600	2.400	0.600
9.830400	8	19.200	4.800	1.200	0.300
	0	9.600	2.400	0.600	0.150
12 200000	5	38.400	9.600	2.400	0.600
12.288000	A	19.200	4.800	1.200	0.300
	3	76.800	19.200	4.800	1.200
14.745600	6	38.400	9.600	2.400	0.600
	C	19.200	4.800	1.200	0.300

Note 1: Transfer rates in I/O Interface Mode are eight times faster than the values given above.

Note 2: The values in this table are calculated for when fc is selected as the system clock, the clock gear is set for fc and the system clock is the prescaler clock input.

Table 3.9.4 Selection of Transfer Rate

(When TMRA0 with input Clock \$\phi T1\$ is used)

Unit (kbps) fc 12.288 12 9.8304 8 6.144 TA0REG0 MHz MHz MHz MHz MHz 76.8 1H 96 62.5 48 2H 48 38.4 31.25 24 31.25 3H 32 16 4H 24 19.2 12 5H 19.2 9.6 8H 12 9.6 6 ΑH 9.6 4.8 10H 6 4.8 3 14H 2.4

Method for calculating the transfer rate (when TMRA0 is used):

Transfer rate = Clock frequency determined by SYSCR0<PRCK1, PRCK0>
TA0REG × 8 × 16
(when TMRA0 (input clock T1) is used)

Note 1: The TMRA0 match detect signal cannot be used as the transfer clock in I/O Interface Mode.

Note 2: The values in this table are calculated for when fc is selected as the system clock, the clock gear is set for fc and the system clock is the prescaler clock input.

(3) Serial clock generation circuit

This circuit generates the basic clock for transmitting and receiving data.

• In I/O Interface Mode

In SCLK Output Mode with the setting SCOCR < IOC > = 0, the basic clock is generated by dividing the output of the baud rate generator by 2, as described previously.

In SCLK Input Mode with the setting SCOCR<IOC> = 1, the rising edge or falling edge will be detected according to the setting of the SCOCR<SCLKS> register to generate the basic clock.

• In UART Mode

The SC0MOD0 <SC1, SC0> setting determines whether the baud rate generator clock, the internal system clock fSYS, the match detect signal from timer TMRA0 or the external clock (SCLK0) is used to generate the basic clock SIOCLK.

(4) Receiving counter

The receiving counter is a 4-bit binary counter used in UART Mode, which counts up the pulses of the SIOCLK clock. It takes 16 SIOCLK pulses to receive 1 bit of data; each data bit is sampled three times – on the 7th, 8th and 9th clock cycles.

The value of the data bit is determined from these three samples using the majority rule.

For example, if the data bit is sampled respectively as 1, 0 and 1 on 7th, 8th and 9th clock cycles, the received data bit is taken to be 1. A data bit sampled as 0, 0 and 1 is taken to be 0.

(5) Receiving control

• In I/O Interface Mode

In SCLK Output Mode with the setting SC0CR<IOC> = 0, the RXD0 signal is sampled on the rising edge of the shift clock which is output on the SCLK0 pin.

In SCLK Input Mode with the setting SC0CR<IOC> = 1, the RXD0 signal is sampled on the rising or falling edge of the SCLK0 input, according to the SC0CR<SCLKS> setting.

• In UART Mode

The receiving control block has a circuit, which detects a start bit using the majority rule. Received bits are sampled three times; when two or more out of three samples are 0, the bit is recognized as the start bit and the receiving operation commences.

The values of the data bits that are received are also determined using the majority rule.

(6) The Receiving Buffers

To prevent Overrun errors, the Receiving Buffers are arranged in a double-buffer structure.

Received data is stored one bit at a time in Receiving Buffer 1 (which is a shift register). When 7 or 8 bits of data have been stored in Receiving Buffer 1, the stored data is transferred to Receiving Buffer 2 (SC0BUF); this causes an INTRX0 interrupt to be generated. The CPU only reads Receiving Buffer 2 (SC0BUF). Even before the CPU reads receiving Buffer 2 (SC0BUF), the received data can be stored in Receiving Buffer 1. However, unless Receiving Buffer 2 (SC0BUF) is read before all bits of the next data are received by Receiving Buffer 1, an overrun error occurs. If an Overrun error occurs, the contents of Receiving Buffer 1 will be lost, although the contents of Receiving Buffer 2 and SC0CR<RB8> will be preserved.

SCOCR<RB8> is used to store either the parity bit – added in 8-Bit UART Mode – or the most significant bit (MSB) – in 9-Bit UART Mode.

In 9-Bit UART Mode the wake-up function for the slave controller is enabled by setting SC0MOD0<WU> to 1; in this mode INTRX0 interrupts occur only when the value of SC0CR<RB8> is 1.

(7) Transmission counter

The transmission counter is a 4-bit binary counter which is used in UART Mode and which, like the receiving counter, counts the SIOCLK clock pulses; a TXDCLK pulse is generated every 16 SIOCLK clock pulses.




Figure 3.9.5 Generation of the transmission clock

(8) Transmission controller

• In I/O Interface Mode

In SCLK Output Mode with the setting SC0CR<IOC> = 0, the data in the Transmission Buffer is output one bit at a time to the TXD0 pin on the rising edge of the shift clock which is output on the SCLK0 pin.

In SCLK Input Mode with the setting SCOCR<IOC> = 1, the data in the Transmission Buffer is output one bit at a time on the TXD0 pin on the rising or falling edge of the SCLK0 input, according to the SCOCR<SCLKS> setting.

• In UART Mode

When transmission data sent from the CPU is written to the Transmission Buffer, transmission starts on the rising edge of the next TXDCLK, generating a transmission shift clock TXDSFT.

Handshake function

Serial Channels 0, 1 each has a CTS pin. Use of this pin allows data can be sent in units of one frame; thus, Overrun errors can be avoided. The handshake functions is enabled or disabled by the SC0MOD <CTSE> setting.

When the CTS0 pin foes High on completion of the current data send, data transmission is halted until the CTS0 pin foes Low again. However, the INTTX0 Interrupt is generated, it requests the next data send to the CPU. The next data is written in the Transmission Buffer and data sending is halted. Though there is no RTS pin, a handshake function can be easily configured by setting any port assigned to be the RTS function. The RTS should be output "High" to request send data halt after data receive is completed by software in the RXD interrupt routine.





Figure 3.9.6 Handshake function



Note 1: If the $\overline{\text{CTS}}$ signal goes High during transmission, no more data will be sent after completion of the current transmission.

Note 2: Transmission starts on the first falling edge of the TXDCLK clock after the $\overline{\text{CTS}}$ signal has fallen.

Figure 3.9.7 CTS (Clear to send) Timing

(9) Transmission Buffer

The Transmission Buffer (SC0BUF) shifts out and sends the transmission data written from the CPU form the least significant bit (LSB) in order. When all the bits are shifted out, the Transmission Buffer becomes empty and generates an INTTX0 interrupt.

(10) Parity control circuit

When SCOCR<PE> in the Serial Channel Control Register is set to 1, it is possible to transmit and receive data with parity. However, parity can be added only in 7-Bit UART Mode or 8-Bit UART Mode. The SCOCR<EVEN> field in the Serial Channel Control Register allows either even or odd parity to be selected.

In the case of transmission, parity is automatically generated when data is written to the Transmission Buffer SC0BUF. The data is transmitted after the parity bit has been stored in SC0BUF<TB7> in 7-Bit UART Mode or in SC0MOD0<TB8> in 8-Bit UART Mode. SC0CR<PE> and SC0CR<EVEN> must be set before the transmission data is written to the Transmission Buffer. In the case of receiving, data is shifted into Receiving Buffer 1, and the parity is added after the data has been transferred to Receiving Buffer 2 (SC0BUF), and then compared with SC0BUF<RB7> in 7-Bit UART Mode or with SC0CR<RB8> in 8-Bit UART Mode. If they are not equal, a Parity error is generated and the SC0CR<PERR> flag is set.

(11) Error flags

Three error flags are provided to increase the reliability of data reception.

1. Overrun error <OERR>

If all the bits of the next data item have been received in Receiving Buffer 1 while valid data still remains stored in Receiving Buffer 2 (SC0BUF), an Overrun error is generated.

2. Parity error <PERR>

The parity generated for the data shifted into Receiving Buffer 2 (SC0BUF) is compared with the parity bit received via the RXD pin. If they are not equal, a Parity error is generated.

3. Framing error <FERR>

The stop bit for the received data is sampled three times around the center. If the majority of the samples are 0, a Framing error is generated.

(12) Timing generation

① In UART Mode

Receiving

Mode	9-Bit (Note)	8-Bit + Parity (Note)	8-Bit, 7-Bit + Parity, 7-Bit
Interrupt timing	Center of last bit (bit 8)	Center of last bit (parity bit)	Center of stop bit
Framing error timing	Center of stop bit	Center of stop bit	Center of stop bit
Parity error timing		Center of last bit (parity bit)	Center of last bit (parity bit)
Overrun error timing	Center of last bit (bit 8)	Center of last bit (parity bit)	Center of stop bit

Note: In 9-Bit and 8-Bit + Parity Modes, interrupts coincide with the ninth bit pulse.

Thus, when servicing the interrupt, it is necessary to wait for a 1-bit period (to allow the stop bit to be transferred) to allow checking for a framing error.

Transmitting

Mode	9-Bit	8-Bit + Parity	8-Bit, 7-Bit + Parity, 7-Bit
Interrupt timing	Just before stop bit is	Just before stop bit is	Just before stop bit is transmitted
	transmitted	transmitted	

② I/O interface

Transmission Interrupt	SCLK Output Mode	Immediately after rise of last SCLK signal. (See figure 3.9 19.)
timing	SCLK Input Mode	Immediately after rise of last SCLK signal Rising Mode, or immediately after fall in Falling Mode. (See figure 3.9 20.)
Receiving Interrupt	SCLK Output Mode	Timing used to transfer received to data Receive Buffer 2 (SC0BUF) (i.e. immediately after last SCLK). (See figure 3.9 21.)
timing	SCLK Input Mode	Timing used to transfer received data to Receive Buffer 2 (SC0BUF) (i.e. immediately after last SCLK). (See figure 3.9 22.)

3.9.3 SFR




Figure 3.9.8 Serial Mode Control Register (channel 0, SC0MOD0)




Figure 3.9.9 Serial Mode Control Register (channel 1, SC1MOD0)






Figure 3.9.10 Serial Mode Control Register (channel 2, SC2MOD0)




Note: As all error flags are cleared after reading do not test only a single bit with a bit-testing instruction. Figure 3.9.11 Serial Control Register (channel 0, SC0CR)




Note: As all error flags are cleared after reading do not test only a single bit with a bit-testing instruction.

Figure 3.9.12 Serial Control Register (channel 1, SC1CR)



Note: As all error flags are cleared after reading do not test only a single bit with a bit-testing instruction. Figure 3.9.13 Serial Control Register (channel 2, SC2CR)




Note 1: Set BR0CR <BR0ADDE> to "1" after setting K (K = 1 to 15) to BR0ADD<BR0K3 to 0> when + (16 - K)/16 division function is used.

Note 2: +(16 - K)/16 division function is possible to use in only UART mode.

Set BROCR <BROADDE> to "0" and disable +(16 - K)/16 division function in I/O interface mode.


Figure 3.9.14 Baud rate generator control (channel 0, BR0CR, BR0ADD)



Note 1: Set BR1CR <BR1ADDE> to "1" after setting K (K = 1 to 15) to BR1ADD <BR1K3 to 0> when + (16 - K) / 16 division function is used.

Note 2: +(16 - K) / 16 division functions is possible to use in only UART mode. Set BR1CR <BR1ADDE> to "0" and disable +(16 - K) / 16 division in I/O interface mode.


Figure 3.9.15 Baud rate generator control (channel 1, BR1CR, BR1ADD)



Note 1: Set BR2CR <BR2ADDE> to "1" after setting K (K = 1 to 15) to BR2ADD <BR2K3 to 0> when + (16 - K) / 16 division function is used.

Note 2: +(16 - K) / 16 division functions is possible to use in only UART mode. Set BR2CR <BR2ADDE> to "0" and disable +(16 - K) / 16 division in I/O interface mode.

Figure 3.9.16 Baud rate generator control (channel 2, BR2CR, BR2ADD)




Note: Prohibit read modify write for SC0BUF.

Figure 3.9.17 Serial Transmission/Receiving Buffer Registers (channel 0, SC0BUF)

		7	6	5	4	3	2	1	0
SC0MOD1	Bit symbol	I2S0	FDPX0						
(0205H)	Read/Write	R/W	R/W						
	After Reset	0	0						
	Function	IDLE2 0: Stop	duplex 0: half						
		1: Run	1: full						

Figure 3.9.18 Serial Mode Control Register 1 (channel 0, SC0MOD1)




Note: Prohibit read modify write for SC1BUF.

Figure 3.9.19 Serial Transmission/Receiving Buffer Registers (channel 1, SC1BUF)

		7	6	5	4	3	2	1	0
SC1MOD1	bit Symbol	I2S0	FDPX0						
(020DH)	Read/Write	R/W	R/W						
	After Reset	0	0						
	Function	IDLE2 0: Stop 1: Run	duplex 0: half 1: full						

Figure 3.9.20 Serial Mode Control Register 1 (channel 1, SC1MOD1)



Note: Prohibit read modify write for SC2BUF.

Figure 3.9.21 Serial Transmission/Receiving Buffer Registers (channel 2, SC2BUF)

		7	6	5	4	3	2	1	0
SC2MOD1	bit Symbol	I2S0	FDPX0						
(0215H)	Read/Write	R/W	R/W						
	After Reset	0	0						
	Function	IDLE2 0: Stop	duplex 0: half						
		1: Run	1: full						

Figure 3.9.22 Serial Mode Control Register 1 (channel 2, SC2MOD1)

3.9.4 Operation in each mode

(1) Mode 0 (I/O Interface Mode)

This mode allows an increase in the number of I/O pins available for transmitting data to or receiving data from an external shift register.

This mode includes the SCLK output mode to output synchronous clock SCLK and SCLK input mode to input external synchronous clock SCLK.




Figure 3.9.23 SCLK Output Mode connection example




Figure 3.9.24 Example of SCLK Input Mode Connection

① Transmission

In SCLK output mode 8-bit data and a synchronous clock are output on the TXD0 and SCLK0 pins respectively each time the CPU writes the data to the Transmission Buffer. When all data is output, INTESO <ITXOC> will be set to generate the INTTX0 interrupt.




Figure 3.9.25 Transmitting Operation in I/O Interface Mode (SCLK0 Output Mode) (Channel 0)

In SCLK Input Mode, 8-bit data is output on the TXD0 pin when the SCLK0 input becomes active after the data has been written to the Transmission Buffer by the CPU.

When all data is output, INTES0 <ITX0C> will be set to generate INTTX0 interrupt.




Figure 3.9.26 Transmitting Operation in I/O Interface Mode (SCLK0 Input Mode) (channel 0)

② Receiving

In SCLK output mode, the synchronous clock is outputted from SCLK0 pin and the data is shifted to Receiving Buffer 1. This starts when the Receive Interrupt flag INTES0<IRX0C> is cleared by reading the received data. When 8-bit data are received, the data will be transferred to Receiving Buffer 2 (SC0BUF according to the timing shown below) and INTES0<IRX0C> will be set to generate INTRX0 interrupt.

The outputting for the first SCLK0 starts by setting SC0MOD0<RXE>to 1.




Figure 3.9.27 Receiving operation in I/O Interface Mode (SCLK0 Output Mode) (Channel 0)

In SCLK input mode, the data is shifted to Receiving Buffer 1 when the SCLK input becomes active after the receive Interrupt flag INTES0 <IRX0C> is cleared by reading the received data. When 8-bit data is received, the data will be shifted to Receiving Buffer 2 (SC0BUF according to the timing shown below) and INTES0 <IRX0C> will be set again to be generate INTRX0 interrupt.




Figure 3.9.28 Receiving Operation in I/O interface Mode (SCLK0 Input Mode) (Channel 0)

Note: The system must be put in the Receive Enable state (SCMOD0<RXE> = 1) before data can be received.

③ Transmission and Receiving (Full Duplex Mode)

When the full duplex mode is used, set the level of Receive Interrupt to "0" and set enable the level of Transmit interrupt. In the transmit interrupt program, read the receiving buffer before setting the next transmit data.

The example is following.

Example: Channel 0, SCLK output Baud rate = 9600 bps fc = 14.7456 MHz

System clock : High frequency (fc)

 $\begin{array}{ll} Clock \; gear & : 1 \; (fc) \\ Prescaler \; clock \; : f_{FPH} \end{array}$

routine

	7	6	5	4	3	2	1	0	Set the INTTX0 level to 1.
INTES0	0	0	0	1	0	0	0	0	Set the INTRX0 level to 0.
PCCR	_	_	_	_	_	1	0	1	Set PC0, PC1 and PC2 to function as the TXD0, RXD0 and
									SCLK0 pins respectively.
PCFC	_	_	_	_	_	1	_	1	
SC0MOD	0	0	0	0	0	0	0	0	Select I/O Interface Mode.
0									
SC0MOD	1	1	0	0	0	0	0	0	Select Full Duplex Mode.
1									
SC0CR	0	0	0	0	0	0	0	0	Sclk_out, transmit on negative edge, receive on positive
									edge
BR0CR	0	0	1	1	0	0	1	1	Baud rate = 9600 bps
SC0MOD	0	0	1	0	0	0	0	0	Enable receiving
0									
SC0BUF	*	*	*	*	*	*	*	*	Set the transmit data and start.

INTTX0 interrupt routine

Acc SC0BUF Read the receiving buffer. SC0BUF * * * * * * * * * Set the next transmit data.


Note: X = Don't care; "-" = No change

(2) Mode 1 (7-bit UART Mode)

7-Bit UART Mode is selected by setting the Serial Channel Mode Register SC0MOD0<SM1, SM0> field to 01.

In this mode a parity bit can be added. Use of a parity bit is enabled or disabled by the setting of the Serial Channel Control Register SC0CR<PE> bit; whether even parity or odd parity will be used is determined by the SCOCR<EVEN> setting when SCOCR<PE> is set to 1 (enabled).

Setting example: When transmitting data of the following format, the control registers should be set as described below. This explanation applies to Channel 0.



Note: X = Don't care; "-" = No change

 \leftarrow 0 0 1 0 0 1 0 1

1 1 0 0 - - - -

(3) Mode 2 (8-Bit UART Mode)

P9CR

P9FC

BR0CR

INTES0

SC0BUF

8-Bit UART Mode is selected by setting SC0MOD0<SM1, SM0> to 10. In this mode a parity bit can be added (use of a parity bit is enabled or disabled by the setting of SCOCR<PE>); whether even parity or odd parity will be used is determined by the SCOCR<EVEN> setting when SCOCR<PE> is set to 1 (enabled).

Set the transfer rate to 2400 bps.

Set data for transmission.

Enable the INTTX0 interrupt and set it to Interrupt Level 4.

Setting example: When receiving data of the following format, the control registers should be set as described below.



Transmission direction (transmission rate: 9600 bps at fc = 12.288 MHz)

```
* Clock state

System clock: High frequency (fc)

Clock gear: 1 (fc)

Prescaler clock: System clock
```

Main settings

```
7 6 5 4 3 2 1 0
P9CR
                 - - - - 0 -
                                              Set PC1 to function as the TXD0 pin.
                                              Enable receiving in 8-Bit UART Mode.
                 0 1 X 1 0 0 1
SC0MOD
SC0CR
           \leftarrow X \ 0 \ 1 \ X \ X \ X \ 0 \ 0
                                              Add even parity.
           \leftarrow 0 0 0 1 0 1 0 1
BR0CR
                                              Set the transfer rate to 9600 bps.
INTES0
           \leftarrow - - - - 1 1 0 0
                                              Enable the INTTX0 interrupt and set it to Interrupt Level 4.
Interrupt processing
Acc
           \leftarrow SC0CR AND 00011100
                                              Check for errors.
if Acc
           ≠ 0 then ERROR
           ← SC0BUF
Acc
                                              Read the received data.
```

Note: X = Don't care; "-" = No change


(4) Mode 3 (9-Bit UART Mode)

9-Bit UART Mode is selected by setting SC0MOD0<SM1, SM0> to 11. In this mode parity bit cannot be added.

In the case of transmission the MSB (9th bit) is written to SC0MOD0<TB8>. In the case of receiving it is stored in SC0CR<RB8>. When the buffer is written and read, the MSB is read or written first, before the rest of the SC0BUF data.

Wake-up function

In 9-Bit UART Mode, the wake-up function for slave controllers is enabled by setting SC0MOD0 < WU > to 1. The interrupt INTRX0 occurs only when < RB8 > = 1.



Note: The TXD pin of each slave controller must be in Open-Drain Output Mode.

Figure 3.9.29 Serial Link using Wake-up function

Protocol

- Select 9-Bit UART Mode on the master and slave controllers.
- ② Set the SC0MOD0<WU> bit on each slave controller to 1 to enable data receiving.
- 3 The master controller transmits one-frame data including the 8-bit select code for the slave controllers. The MSB (bit 8)<TB8> is set to 1.




- Each slave controller receives the above frame. Each controller checks the above select code against
 its own select code. The controller whose code matches clears its WU bit to 0.
- The master controller transmits data to the specified slave controller whose SC0MOD<WU> bit is cleared to 0. The MSB (bit 8) <TB8> is cleared to 0.



- © The other slave controllers (whose <WU> bits remain at 1) ignore the received data because their MSB (bit 8 or <RB8>) are set to 0, disabling INTRX0 interrupts.
 - The slave controller (WU bit = 0) can transmit data to the master controller, and it is possible to indicate the end of data receiving to the master controller by this transmission.

Setting example: To link two slave controllers serially with the master controller using the internal clock f_{SYS} as the transfer clock.



Since Serial Channels 0 and 1 operate in exactly the same way, Channel 0 only is used for the purposes of this explanation.

Setting the master controller

```
Main
                                              Set PC0 and PC1 to function as the TXD0 and RXD0 pins
P9CR
P9FC
                                                  respectively.
               \leftarrow 1 1 0 0 1 1 0 1
INTES0
                                                  Enable the INTTX0 interrupt and set it to Interrupt Level 4.
                                                  Enable the INTRX0 interrupt and set it to Interrupt Level 5.
              \leftarrow \ 1 \ \ 0 \ \ 1 \ \ 0 \ \ 1 \ \ 1 \ \ 1 \ \ 0
                                                  Set f_{\mbox{\scriptsize SYS}} as the transmission clock for 9-Bit UART Mode.
SC0BUF
               \leftarrow 0 0 0 0 0 0 1
                                                  Set the select code for slave controller 1.
INTTX0 interrupt
SC0MOD0
                                                  Set TB8 to 0.
SC0BUF
                                                  Set data for transmission.
```

Setting the slave controller

P9CR

Select PC1 and PC0 to function as the RXD0 and TXD0 pins P9FC respectively (open-drain output). ODE Enable INTRX0 and INTTX0. INTES0 $\leftarrow 1 \ 1 \ 0 \ 1 \ 1 \ 1 \ 0$

 $\leftarrow \ 0 \ \ 0 \ \ 1 \ \ 1 \ \ 1 \ \ 1 \ \ 0$ SC0MOD0 Set <WU> to 1 in 9-Bit UART Transmission Mode using f_{SYS} as the transfer clock.

INTRX0 interrupt

Main

```
Acc \leftarrow SC0BUF
if Acc = select code
Then SC0MOD0 \leftarrow --- 0 --- - Clear < WU > to 0.
```

3.9.5 Support for IrDA

SIO0 includes support for the IrDA 1.0 infrared data communication specification. Figure 3.9.30 shows the block diagram.




Figure 3.9.30 Block Diagram

(1) Modulation of the transmission data

When the transmit data is 0, the modem outputs 1 to TXD0 pin with either 3/16 or 1/16 times for width of baud-rate. The pulse width is selected by the SIRCR<PLSEL>. When the transmit data is 1, the modem outputs 0.




Figure 3.9.31 Transmission example

(2) Modulation of the receive data

When the receive data is the effective width of pulse "1", the modem outputs "0" to SIOO. Otherwise the modem outputs "1" to SIOO. The effective pulse width is selected by SIRCR<SIRWD3 to SIRWD0>.




Figure 3.9.32 Receiving example

(3) Data format

The data format is fixed as follows:

Data length: 8-bitParity bits: noneStop bits: 1

(4) SFR

Figure 3.9.33 shows the control register SIRCR. Set the data SIRCR during SIO0 is stopping. The following example describes how to set this register:

1) SIO setting ; Set the SIO to UART Mode.

2) LD (SIRCR), 07H; Set the receive data pulse width to 16×.

3) LD (SIRCR), 37H $$\rm TXEN,\,RXEN\,E$ nable the Transmission and receiving. \downarrow

4) Start transmission ; The modem operates as follows: and receiving for SIO0 • SIO0 starts transmitting.

• IR receiver starts receiving.

(5) Notes

The IrDA 1.0 specification is defined in Table 3.9.5.

Table 3.9.5 Baud rate and pulse width specifications

Rate Tolerance Pulse Width Pulse

	Baud Rate	Modulation	Rate Tolerance (% of rate)	Pulse Width (minimum)	Pulse Width (typical)	Pulse width (maximum)
	2.4 kbps	RZI	±0.87	1.41 μs	78.13 μs	88.55 μs
L	9.6 kbps	RZI	±0.87	1.41 μs	19.53 μs	22.13 μs
L	19.2 kbps	RZI	±0.87	1.41 μs	9.77 μs	11.07 μs
	38.4 kbps	RZI	±0.87	1.41 μs	4.88 μs	5.96 µs
	57.6 kbps	RZI	±0.87	1.41 μs	3.26 µs	4.34 μs
	115.2 kbps	RZI	±0.87	1.41 μs	1.63 µs	2.23 µs

The pulse width is defined either baud rate TX 3/16 or 1.6 μ s (1.6 μ s is equal to 3/16 pulse width when baud rate is 115.2 kbps).

The TMP91C820A has the function selects the pulse width of Transmission either 3/16 or 1/16. But 1/16 pulse width can be selected when the baud rate is equal or less than 38.4 kbps.

As the same reason, +(16-k)/16 division function in the baud rate generator of SIO0 can not be used to generate 115.2 kbps baud rate.

Also when the 38.4 kbps and 1/16 pulse width, +(16-k)/16 division function can not be used.

Table 3.9.6 Baud rate and pulse width for (16 - k) / 16 division function

Pulse Width		Baud Rate						
ruise widii	115.2 kbps	57.6 kbps	38.4 kbps	19.2 kbps	9.6 kbps	2.4 kbps		
T × 3/16	×	0	0	0	0	0		
T × 1/16	_	ı	×	0	0	0		

O: Can be used (16-k)/16 division function

x: Can not be used (16-k)/16 division function

-: Can not be set to 1/16 pulse width




Figure 3.9.33 IrDA Control Register

3.10 Serial Bus Interface (SBI)

The TMP91C820A has a 1-channel serial bus interface which employs a clocked-synchronous 8-bit SIO mode and an I^2 C bus mode.

The serial bus interface is connected to an external device through P71 (SDA) and P72 (SCL) in the I²C bus mode; and through P70 (SCK), P71 (SO), P72 (SI) in the clocked-synchronous 8-bit SIO mode. Each pin is specified as follows.

	P7ODE <ode72, ode71=""></ode72,>	P7CR <p72c, p70c="" p71c,=""></p72c,>	P7FC <p72f, p70f="" p71f,=""></p72f,>
I ² C Bus Mode	11	11X	11X
Clocked Synchronous	VV	011	111
8-Bit SIO Mode	XX	010	111

X: Don't care

3.10.1 Configuration




Figure 3.10.1 Serial Bus Interface (SBI)

3.10.2 Serial Bus Interface (SBI) Control

The following registers are used to control the serial bus interface and monitor the operation status.

- Serial bus interface control register 1 (SBI0CR1)
- Serial bus interface control register 2 (SBI0CR2)
- Serial bus interface data buffer register (SBI0DBR)
- I²C bus address register (I2C0AR)
- Serial bus interface status register (SBIOSR)
- Serial bus interface baud rate register 0 (SBI0BR0)
- Serial bus interface baud rate register 1 (SBI0BR1)


The above registers differ depending on a mode to be used.

Refer to Section "3.10.4 I2C bus Mode Control" and "3.10.7 Clocked-synchronous 8-bit SIO Mode Control".


3.10.3 The Data Formats in the I²C Bus Mode

The data formats in the I²C bus mode is shown below.


(a) Addressing format



(b) Addressing format (with restart)



(c) Free data format (data transferred from master device to slave device)



Note: S: Start condition

 R/\overline{W} : Direction bit


ACK: Acknowledge bit

P: Stop condition

Figure 3.10.2 Data format in the I²C Bus Mode

3.10.4 I²C Bus Mode Control

The following registers are used to control and monitor the operation status when using the serial bus interface (SBI) in the I²C bus mode.



Note 1: Set the <BC2 to 0> to "000" before switching to a clock-synchronous 8-bit SIO mode.

Note 2: For the frequency of the SCL line clock, see 3.10.5 (3) Serial clock.

Figure 3.10.3 Registers for the I²C Bus Mode

4 6 5 Bit symbol MST TRX ВВ PIN SBIM1 SBIM0 SWRST1 SWRST0 SBI0CR2 (0243H) Read/Write W (Note 1) W (Note 1) After Reset 0 0 0 0 0 Master/Slave Transmitter/ Start/Stop Serial bus interface operating Software reset generate write Prohibit selection INTSBI mode selection (note 2) '10" and "01", then an internal Read-modify-write selection interrupt 00: Port Mode reset signal is generated. **Function** 01: SIO Mode 10: I²C Bus Mode request 11: (reserved) Serial bus interface operating mode selection (Note 2) 00 Port Mode (Serial Bus Interface output disabled) 01 Clocked Synchronous 8-Bit SIO Mode 10 I²C Bus Mode 11 (reserved) INTSBI interrupt request 0 1 Cancel interrupt request Start/Stop generation 0 Generates the stop condition Generates the start condition Transmitter/Receiver selection Receiver 1 Transmitter Master/Slave selection 0 Slave 1 Master


Serial Bus Interface Control Register 2

Note1: Reading this register function as SBI0SR register.

Note2: Switch a mode to port mode after confirming that the bus is free.

Switch a mode between I²C bus mode and clock-synchronous 8-bit SIO mode after confirming that input signals via port are high-level.

Figure 3.10.4 Registers for the I²C Bus Mode



. Writing in this register functions as SDIOCN2.

Figure 3.10.5 Registers for the I²C Bus Mode




Figure 3.10.6 Registers for the I²C Bus Mode

3.10.5 Control in I²C Bus Mode

(1) Acknowledge Mode Specification

Set the SBIOCR1<ACK> to 1 for operation in the acknowledge mode. The TMP91C820A generates an additional clock pulse for an Acknowledge signal when operating in Master Mode, it counts a clock pulse for an acknowledge signal when operating in the slave mode. In the transmitter mode during the clock pulse cycle, the SDA pin is released in order to receive the acknowledge signal from the receiver. In the receiver mode during the clock pulse cycle, the SDA pin is set to the Low in order to generate the acknowledge signal.

Clear the <ACK> to 0 for operation in the Non-Acknowledge Mode, The TMP91C820A does not generate a clock pulse for the Acknowledge signal when operating in the Master Mode, and it does not count a clock pulse as an Acknowledge signal when operating in Slave Mode.

(2) Number of transfer bits


The SBIOCR1<BC2 to BC0> is used to select a number of bits for next transmitting and receiving data.

Since the <BC2 to BC0> is cleared to 000 as a start condition, a slave address and direction bit transmission are executed in 8 bits. Other than these, the <BC2 to 0> retains a specified value.

(3) Serial clock

Clock source

The SBIOCR1 <SCK2 to SCK0> is used to select a maximum transfer frequency outputted on the SCL pin in Master Mode.



Note: It's prohibit to use to fc/16 prescaler clock when SBI block use. (I2C bus & clock synchronous)

Figure 3.10.7 Clock Source

Clock synchronization

In the I^2C bus mode, in order to wired-AND a bus, a master device which pulls down a clock line to low-level, in the first place, invalidate a clock pulse of another master device which generates a high-level clock pulse. The master device with a high-level clock pulse needs to detect the situation and implement the following procedure.

The TMP91C820A has a clock synchronization function for normal data transfer even when more than one master exists on the bus.

The example explains the clock synchronization procedures when two masters simultaneously exist on a bus.




Figure 3.10.8 Clock Synchronization

As Master A pulls down the internal SCL output to the Low level at point "a", the SCL line of the bus becomes the Low-level. After detecting this situation, Master B resets a counter of High-level width of an own clock pulse and sets the internal SCL output to the Low-level.

Master A finishes counting Low-level width of an own clock pulse at point "b" and sets the internal SCL output to the High-level. Since Master B holds the SCL line of the bus at the Low-level, Master A wait for counting high-level width of an own clock pulse. After Master B finishes counting low-level width of an own clock pulse at point "c" and Master A detects the SCL line of the bus at the High-level, and starts counting High-level of an own clock pulse. The clock pulse on the bus is determined by the master device with the shortest High-level width and the master device with the longest Low-level width from among those master devices connected to the bus.

(4) Slave address and address recognition mode specification

When the TMP91C820A is used as a slave device, set the slave address <SA6 to SA0> and <ALS> to the I2C0AR. Clear the <ALS> to "0" for the address recognition mode.

(5) Master/Slave selection

Set the SBI0CR2<MST> to "1" for operating the TMP91C820A as a master device. Clear the SBI0CR2<MST> to "0" for operation as a slave device. The <MST> is cleared to "0" by the hardware after a stop condition on the bus is detected or arbitration is lost.

(6) Transmitter/Receiver selection

Set the SBI0CR2<TRX> to "1" for operating the TMP91C820A as a transmitter. Clear the <TRX> to "0" for operation as a receiver. When data with an addressing format is transferred in Slave Mode, when a slave address with the same value that an I2C0AR or a GENERAL CALL is received (all 8-bit data are "0" after a start condition), the <TRX> is set to "1" by the hardware if the direction bit (R/\overline{W}) sent from the master device is "1", and is cleared to "0" by the hardware if the bit is "0". In the Master Mode, after an Acknowledge signal is returned from the slave device, the <TRX> is cleared to "0" by the hardware if a transmitted direction bit is "1", and is set to "1" by the hardware if it is "0". When an Acknowledge signal is not returned, the current condition is maintained. The <TRX> is cleared to "0" by the hardware after a stop condition on the I^2 C bus is detected or arbitration is lost.

(7) Start/Stop condition generation

When the SBIOSR<BB> is "0", 8-bit data which are set to SBIODBR are output on a bus after generating a start condition by writing "1" to the SBIOCR2 <MST, TRX, BB, PIN>. It is necessary to set transmitted data to the data buffer register (SBIODBR) and set "1" to <ACK> beforehand.




Figure 3.10.9 Start condition generation and slave address generation

When the <BB> is "1", a sequence of generating a stop condition is started by writing "1" to the <MST, TRX, PIN>, and "0" to the <BB>. Do not modify the contents of <MST, TRX, BB, and PIN> until a stop condition is generated on a bus.




Figure 3.10.10 Stop condition generation

The state of the bus can be ascertained by reading the contents of SBI0SR<BB>. SBI0SR<BB> will be set to 1 if a start condition has been detected on the bus, and will be cleared to 0 if a stop condition has been detected.

And about generation of stop condition in master mode, there are some limitation point. Please refer to "エラー! 参照元が見つかりません。(4) Stop condition generation ".

(8) Interrupt service requests and interrupt cancellation

When a serial bus interface interrupt request (INTS2) occurs, the SBIOCR2 <PIN> is cleared to "0". During the time that the SBIOCR2 <PIN> is "0", the SCL line is pulled down to the Low level. The <PIN> is cleared to "0" when a 1-word of data is transmitted or received. Either writing / reading data to / from SBIODBR sets the <PIN> to "1".

The time from the $\langle PIN \rangle$ being set to "1" until the SCL line is released takes t_{LOW} .

In the address recognition mode (<ALS> = 0), <PIN> is cleared to "0" when the received slave address is the same as the value set at the I2C0AR or when a GENERAL CALL is received (all 8-bit data are "0" after a start condition). Although SBI0CR2<PIN> can be set to "1" by the program, the <PIN> is not clear it to "0" when it is written "0".

(9) Serial bus interface operation mode selection

SBI0CR2<SBIM1 to SBIM0> is used to specify the serial bus interface operation mode. Set SBI0CR2<SBIM1 to SBIM0> to "10" when the device is to be used in I²C Bus Mode. Switch a mode to port after confirming a bus is free.

(10) Arbitration lost detection monitor

Since more than one master device can exist simultaneously on the bus in I^2C Bus Mode, a bus arbitration procedure has been implemented in order to guarantee the integrity of transferred data. Data on the SDA line is used for I^2C bus arbitration.

The following shows an example of a bus arbitration procedure when two master devices exist simultaneously on the bus. Master A and Master B output the same data until point "a". After Master A outputs "L" and Master B, "H", the SDA line of the bus is wire-AND and the SDA line is pulled down to the Low-level by Master A. When the SCL line of the bus is pulled up at point b, the slave device reads the data on the SDA line, that is, data in Master A. A data transmitted from Master B becomes invalid. The state in Master B is called "ARBITRATION LOST". Master B device, which loses arbitration releases the internal SDA output in order not to affect data, transmitted from other masters with arbitration. When more than one master sends the same data at the first word, arbitration occurs continuously after the second word.




Figure 3.10.11 Arbitration Lost

The TMP91C820A compares the levels on the bus's SDA line with those of the internal SDA output on the rising edge of the SCL line. If the levels do not match, arbitration is lost and SBIOSR<AL> is set to "1".

When SBIOSR<AL> is set to "1", SBIOSR<MST, TRX> are cleared to "00" and the mode is switched to Slave Receiver Mode.

SBIOSR<AL> is cleared to "0" when data is written to or read from SBIODBR or when data is written to SBIOCR2.




Figure 3.10.12 Example of when TMP91C820A is a Master Device B (D7A = D7B, D6A = D6B)

(11) Slave address match detection monitor

SBI0SR<AAS> is set to "1" in Slave Mode, in Address Recognition Mode (i.e. when I2C0AR<ALS> = "0"), when a GENERAL CALL is received, or when a slave address matches the value set in I2C0AR. When I2C0AR<ALS> = "1", SBI0SR<AAS> is set to "1" after the first word of data has been received. SBI0SR<AAS> is cleared to "0" when data is written to or read from the data buffer register SBI0DBR.

(12) GENERAL CALL detection monitor

SBI0SR<AD0> is set to "1" in Slave Mode, when a GENERAL CALL is received (all 8-bit received data is "0", after a start condition). SBI0SR<AD0> is cleared to "0" when a start condition or stop condition is detected on the bus.

(13) Last received bit monitor

The SDA line value stored at the rising edge of the SCL line is set to the SBI0SR<LRB>. In the acknowledge mode, immediately after an INTS2 interrupt request is generated, an acknowledge signal is read by reading the contents of the SBI0SR<LRB>.

(14) Software Reset function

The software Reset function is used to initialize the SBI circuit, when SBI is rocked by external noises, etc.

An internal Reset signal pulse can be generated by setting SBI0CR2<SWRST1, SWRST0> to "10" and "01". This initializes the SBI circuit internally. All command registers and status registers are initialized as well.

SBIOCR2<SWRST1, SWRST0> is automatically cleared to "00" after the SBI circuit has been initialized.

(15) Serial Bus Interface Data Buffer Register (SBI0DBR)

The received data can be read and transferred data can be written by reading or writing the SBIODBR.

In the master mode, after the start condition is generated the slave address and the direction bit are set in this register.

(16) I²CBUS Address Register (I2C0AR)

I2C0AR<SA6 to SA0> is used to set the slave address when the TMP91C820A functions as a slave device.

The slave address output from the master device is recognized by setting the I2C0AR<ALS> to "0". The data format is the addressing format. When the slave address is not recognized at the <ALS> = "1", the data format is the free data format.

(17) Baud Rate Register (SBI0BR1)

Write "1" to SBI0BR1<P4EN> before operation commences.

(18) Setting register for IDLE2 mode operation (SBI0BR0)

SBI0BR0<I2SBI0> is the register setting operation/stop during IDLE2-mode. Therefor, setting <I2SBI0> is necessary before the HALT instruction is executed.

3.10.6 Data Transfer in I²C Bus Mode

(1) Device initialization

Set the SBI0BR1<P4EN>, SBI0CR1<ACK, SCK2 to SCK0>, Set SBI0BR1 to "1" and clear bits 7 to 5 and 3 in the SBI0CR1 to "0".

Set a slave address <SA6 to SA0> and the <ALS> (<ALS> = "0" when an addressing format) to the I2C0AR.

For specifying the default setting to a slave receiver mode, clear "0" to the <MST, TRX, BB> and set "1" to the <PIN>, "10" to the <SBIM1 to SBIM 0>.

(2) Start condition and slave address generation

Master Mode

In the Master Mode, the start condition and the slave address are generated as follows.

Check a bus free status (when <BB>= "0").

Set the SBIOCR1<ACK> to "1" (Acknowledge Mode) and specify a slave address and a direction bit to be transmitted to the SBIODBR.

When SBI0CR2<BB> = "0", the start condition are generated by writing "1111" to SBI0CR2<MST, TRX, BB, PIN>. Subsequently to the start condition, nine clocks are output from the SCL pin. While eight clocks are output, the slave address and the direction bit which are set to the SBI0DBR. At the 9th clock, the SDA line is released and the acknowledge signal is received from the slave device.

An INTS2 interrupt request occurs at the falling edge of the 9th clock. The <PIN> is cleared to "0". In the Master Mode, the SCL pin is pulled down to the Low-level while <PIN> is "0". When an interrupt request occurs, the <TRX> is changed according to the direction bit only when an acknowledge signal is returned from the slave device.

Slave Mode

In the Slave Mode, the start condition and the slave address are received.

After the start condition is received from the master device, while eight clocks are output from the SCL pin, the slave address and the direction bit which are output from the master device are received.

When a GENERAL CALL or the same address as the slave address set in I2C0AR is received, the SDA line is pulled down to the Low-level at the 9th clock, and the acknowledge signal is output. An INTS2 interrupt request occurs on the falling edge of the 9th clock. The <PIN> is cleared to "0". In Slave Mode the SCL line is pulled down to the Low-level while the <PIN> = "0".




Figure 3.10.13 Start Condition Generation and Slave Address Transfer

(3) 1-word Data Transfer

Check the <MST> by the INTS2 interrupt process after the 1-word data transfer is completed, and determine whether the mode is a master or slave.

① If $\langle MST \rangle = "1"$ (Master Mode)

Check the <TRX> and determine whether the mode is a transmitter or receiver.

When the <TRX> = "1" (Transmitter mode)

Check the <LRB>. When <LRB> is "1", a receiver does not request data. Implement the process to generate a stop condition (Refer to 3.10.6 (4)) and terminate data transfer.

When the <LRB> is "0", the receiver is requests new data. When the next transmitted data is 8 bits, write the transmitted data to SBI0DBR. When the next transmitted data is other than 8 bits, set the <BC2 to BC0>, set the <ACK> to "1" and write the transmitted data to SBI0DBR. After written the data, <PIN> becomes "1", a serial clock pulse is generated for transferring a new 1-word of data from the SCL pin, and then the 1-word data is transmitted. After the data is transmitted, an INTS2 interrupt request occurs. The <PIN> becomes "0" and the SCL line is pulled down to the Low-level. If the data to be transferred is more than one word in length, repeat the procedure from the <LRB> checking above.




Figure 3.10.14 Example in which <BC2 to BC0> = "000" and <ACK> = "1" in Transmitter Mode

When the **<TRX>** is "0" (Receiver mode)

When the next transmitted data is 8 bits, write the transmitted data to SBI0DBR. When the next transmitted data is other than 8 bits, set <BC2 to BC0> again. Set <ACK> to "1" and read the received data from SBI0DBR to release the SCL line (data which is read immediately after a slave address is sent is undefined). After the data is read, <PIN> becomes "1". The TMP91C820A outputs a serial clock pulse to the SCL to transfer new 1-word of data and sets the SDA pin to "0", When the acknowledge signal is set to Low-level at the final bit.

An INTS2 interrupt request then occurs and the <PIN> becomes "0", Then the TMP91C820A pulls down the SCL pin to the Low-level. The TMP91C820A outputs a clock pulse for 1-word of data transfer and the acknowledge signal each time that received data is read from the SBI0DBR.




Figure 3.10.15 Example of when <BC2 to 0> = "000", <ACK> = "1" in Receiver Mode

In order to terminate the transmission of data to a transmitter, clear <ACK> to "0" before reading data which is 1-word before the last data to be received. The last data word does not generate a clock pulse as the Acknowledge signal. After the data has been transmitted and an interrupt request has been generated, set <BC2 to BC0> to "001" and read the data. The TMP91C820A generates a clock pulse for a 1-bit data transfer. Since the master device is a receiver, the SDA line on the bus remains High. The transmitter interprets the High signal as an ACK signal. The receiver indicates to the transmitter that data transfer is complete.

After the one data bit has been received and an interrupt request been generated, the TMP91C820A generates a stop condition (see Section 3.10.6 (4)) and terminates data transfer.




Figure 3.10.16 Termination of data Transfer in Master Receiver Mode

② If $\langle MST \rangle = 0$ (Slave Mode)

In the slave mode, an INTS2 interrupt request occurs when the TMP91C820A receives a slave address or a GENERAL CALL from the master device, or when a GENERAL CALL is received and data transfer is complete, or after matching received address. In the master mode, the TMP91C820A operates in a slave mode if it losing arbitration. An INTS2 interrupt request occurs when a word data transfer terminates after losing arbitration. When an INTS2 interrupt request occurs the <PIN> is cleared to "0" and the SCL pin is pulled down to the Low-level. Either reading / writing from / to the SBI0DBR or setting the <PIN> to "1" will release the SCL pin after taking $t_{\rm LOW}$ time.

In the slave mode the TMP91C820A operates either in normal slave mode or in slave mode after losing arbitration.

Check the SBI0SR<AL>, <TRX>, <AAS>, and <AD0> and implements processes according to conditions listed in the next table.

Table 3.10.1 Operation in the Slave Mode

<trx></trx>	<al></al>	<aas></aas>	<ad0></ad0>	Conditions	Process
1	1	1	0		Set the number of bits a word in <bc2 bc0="" to=""> and write the transmitted data to SBI0DBR</bc2>
	0	1	0	In Salve Receiver Mode the TMP91C820A receives a slave address for which the value of the direction bit sent from the master is "1".	
		0	0	In Salve Transmitter Mode a single word of is transmitted. Set <bc2 bc0="" to=""> to the number of bits in a word.</bc2>	Check the <lrb> setting. If <lrb> is set to "1", set <pin> to "1" since the receiver win no request the data which follows. Then, cleat <trx> to "0" to release the bus. If <lrb> is cleared to "0" of and write the transmitted data to SBIODBR since the receiver requests next data.</lrb></trx></pin></lrb></lrb>
0	1	1	1/0		Read the SBI0DBR for setting the <pin> to "1" (reading dummy data) or set the <pin> to "1".</pin></pin>
		0	0	The TMP91C820A loses arbitration when transmitting a slave address or data and terminates word data transfer.	
	0	1	1/0	In Slave Receiver Mode the TMP91C820A receives a slave address or GENERAL CALL for which the value of the direction bit sent from the master is "0".	
		0	1/0	In Slave Receiver Mode the TMP91C820A terminates receiving word data.	Set <bc2 bc0="" to=""> to the number of bits in a word and read the received data from SBI0DBR.</bc2>

(4) Stop condition generation

When SBIOSR<BB> = 1, the sequence for generating a stop condition can be initiated by writing "1" to SBIOCR2<MST,TRX,PIN> and "0" to SBIOCR2<BB>. Do not modify the contents of SBIOCR2<MST,TRX,PIN,BB> until a stop condition has been generated on the bus. When the bus's SCL line has been pulled Low by another device, the TMP91C820A generates a stop condition after the other device has released the SCL line and SDA rises.




Figure 3.10.17 Stop condition generation (Single-master)

(5) Restart

Restart is used during data transfer between a master device and a slave device to change the data transfer direction. The following description explains how to restart when the TMP91CW12 is in Master Mode.

Clear SBI0CR2<MST,TRX,BB> to 0 and set SBI0CR2<PIN> to 1 to release the bus. The SDA line remains High and the SCL pin is released. Since a stop condition has not been generated on the bus, other devices assume the bus to be in Busy state. Monitor the value of SBI0SR<BB> until it becomes 0 so as to ascertain when the TMP91CW12's SCL pin is released. Check the <LRB> until it becomes 1 to check that the SCL line on a bus is not pulled down to the low-level by other devices. After confirming that the bus remains in a free state, generate a start condition using the procedure described in 3.10.6 (2).

In order to satisfy the set-up time requirements when restarting, take at least 4.7 $\,\mu$ s of waiting time by software from the time of restarting to confirm that the bus is free until the time to generate the start condition.




Figure 3.10.18 Timing diagram for TMP91C820A Restart

3.10.7 Clocked Synchronous 8-Bit SIO Mode control

The following registers are used to control and monitor the operation status when the Serial Bus Interface (SBI) is being operated in Clocked Synchronous 8-Bit SIO Mode.




Figure 3.10.19 Register for the SIO Mode

Serial Bus Interface Control Register 2 6 5 0 4 3 Bit symbol SBIM1 SBIM0 SBI0CR2 (0242H) Read/Write After Reset 0 Serial bus interface operation Prohibit 00: Port mode modify-write Function 01: SIO mode 10: I2C bus mode 11: (reserved) Serial bus interface operation mode selection 00 Port Mode (serial bus interface output disabled) 01 Clocked-Synchronous 8-Bit SIO Mode I²C Bus Mode

Note: Set the SBI0CR1<BC2 to 0> "000" before switching to a clocked-synchronous 8-bit SIO mode.

11

(reserved)

2 6 5 4 3 0 bit Symbol SIOF SEF SBI0SR (0243H) Read/Write After reset 0 0 Serial transfer Shift operation Function operation status monitor status monitor Shift operation status monitor Shift operation terminated 1 Shift operation in progress Serial transfer operating status monitor 0 Transfer terminated Transfer in progress

Serial Bus Interface Status Register

Figure 3.10.20 Registers for the SIO Mode




Figure 3.10.21 Registers for the SIO Mode

- (1) Serial Clock
- ① Clock source

SBI0CR1<SCK2 to SCK0> is used to select the following functions:

Internal Clock

In Internal Clock Mode one of seven frequencies can be selected. The serial clock signal is output to the outside on the SCK pin. The SCK pin goes high when data transfer starts. When the device is writing (in Transmit Mode) or reading (in Receive Mode), data cannot follow the serial clock rate, so an automatic wait function is executed which automatically stops the serial clock and holds the next shift operation until reading or writing has been completed.




Figure 3.10.22 Automatic-wait Function

External clock (<SCK2 to SCK0> = "111")

An external clock input via the SCK pin is used as the serial clock. In order to ensure the integrity of shift operations, both the high and Low-level serial clock pulse widths shown below must be maintained. The maximum data transfer frequency is 1 MHz (when fc = 16 MHz).




Figure 3.10.23 Maximum data transfer frequency when external clock input used

② Shift edge

Data is transmitted on the leading edge of the clock and received on the trailing edge.

Leading edge shift

Data is shifted on the leading edge of the serial clock (on the falling edge of the SCK pin input/output).

Trailing edge shift

Data is shifted on the trailing edge of the serial clock (on the rising edge of the SCK pin input/output).




Figure 3.10.24 Shift edge

(2) Transfer modes

The SBIOCR1<SIOM1 to SIOM0> is used to select a transmit, receive or transmit / receive mode.

① 8-Bit Transmit Mode

Set a control register to a transmit mode and write transmit data to the SBIODBR.

After the transmit data is written, set the SBIOCR1<SIOS> to "1" to start data transfer. The transmitted data is transferred from SBIODBR to the Shift Register and output to the SO pin in synchronized with the serial clock, starting from the least significant bit (LSB), When the transmission data is transferred to the Shift Register, the SBIODBR becomes empty. An INTS2 (buffer empty) interrupt request is generated to request new data.


When the internal clock is used, the serial clock will stop and automatic-wait function will be initiated if new data is not loaded to the data buffer register after the specified 8-bit data is transmitted. When new transmit data is written, automatic-wait function is canceled.

When the external clock is used, data should be written to SBI0DBR before new data is shifted. The transfer speed is determined by the maximum delay time between the time when an interrupt request is generated and the time when data is written to SBI0DBR by the interrupt service program.

When the transmit is started, after the SBIOSR<SIOF> goes "1" output from the SO pin holds final bit of the last data until falling edge of the SCK.

Transmitting data is ended by clearing the <SIOS> to "0" by the buffer empty interrupt service program or setting the <SIOINH> to "1". When the <SIOS> is cleared, the transmitted mode ends when all data is output. In order to confirm if data is surely transmitted by the program, set the <SIOF> (bit 3 of SBIOSR) to be sensed. The SBIOSR<SIOF> is cleared to "0" when transmitting is complete. When the <SIOINH> is set to "1", transmitting data stops. SBIOSR<SIOF> turns "0".

When an external clock is used, it is also necessary to clear SBIOSR<SIOS> to "0" before new data is shifted; otherwise, dummy data is transmitted and operation ends.



Example: Program to stop data transmission (when an external clock is used)

Figure 3.10.25 Transfer Mode

(b) External clock

STEST1: BIT SEF, (SBIOSR) ; If $\langle SEF \rangle = 1$ then loop

JR NZ, STEST1

Write transmitted data

STEST2: BIT 0, (P7) ; If SCK = 0 then loop

JR Z, STEST2

LD (SBI0CR1), 00000111B ; $\langle SIOS \rangle \leftarrow 0$

② 8-Bit Receive Mode




Figure 3.10.26 Transmitted data hold time at end of transmission

Set the control register to receive mode and set SBIOCR1<SIOS> to "1" for switching to receive mode. Data is received into the Shift Register via the SI pin and synchronized with the serial clock, starting from the least significant bit (LSB). When 8-bit data is received, the data is transferred from the Shift Register to SBIODBR. An INTS2 (buffer full) interrupt request is generated to request that the received data be read. The data is then read from SBIODBR by the interrupt service program. When an internal clock is used, the serial clock will stop and the automatic wait function will be in effect until the received data has been read from SBIODBR.

When an external clock is used, since shift operation is synchronized with an external clock pulse, the received data should be read from SBIODBR before the next serial clock pulse is input. If the received data is not read, any further data, which is to be received, is canceled. The maximum transfer speed when an external clock is used is determined by the delay time between the time when an interrupt request is generated and the time when the received data is read.

Receiving of data ends when <SIOS> is cleared to "0" by the buffer full interrupt service program or when <SIOINH> is set to "1". If <SIOS> is cleared to "0", received data is transferred to SBI0DBR in complete blocks. The received mode ends when the transfer is complete. In order to confirm whether data is being received properly by the program, set SBI0SR<SIOF> to be sensed. <SIOF> is cleared to "0" when receiving has been completed. When it is confirmed that receiving has been completed, the last data is read. When <SIOINH> is set to "1", data receiving stops. <SIOF> is cleared to "0" (the received data becomes invalid, therefore no need to read it).

Note: When the transfer mode is changed, the contents of SBI0DBR will be lost. If the mode must be changed, conclude data receiving by clearing <SIOS> to "0", read the last data, then change the mode.




Figure 3.10.27 Receiver Mode (example: Internal clock)

3 8-Bit Transmit/Receive Mode

Set a control register to a transmit/receive mode and write data to SBI0DBR. After the data has been written, set SBI0CR<SIOS> to "1" to start transmitting/receiving. When data is transmitted, the data is output via the SO pin, starting from the least significant bit (LSB) and synchronized with the leading edge of the serial clock signal. When data is received, the data is input via the SI pin on the trailing edge of the serial clock signal. 8-bit data is transferred from the Shift Register to SBI0DBR and an INTS2 interrupt request is generated. The interrupt service program reads the received data from the data buffer register and writes the data which is to be transmitted. SBI0DBR is used for both transmitting and receiving. Transmitted data should always be written after received data has been read.

When an internal clock is used, the automatic wait function will be in effect until the received data has been read and the next data has been written.

When an external clock is used, since the shift operation is synchronized with the external clock, received data is read and transmitted data is written before a new shift operation is executed. The maximum transfer speed when an external clock is used is determined by the delay time between the time when an interrupt request is generated and the time at which received data is read and transmitted data is written.

When the transmit is started, after the SBIOSR<SIOF> goes "1" output from the SO pin holds final bit of the last data until falling edge of the SCK.

Transmitting/receiving data ends when <SIOS> is cleared to "0" by the INTS2 interrupt service program or when SBI0CR1<SIOINH> is set to "1". When <SIOS> is cleared to "0", received data is transferred to SBI0DBR in complete blocks. The transmit/receive mode ends when the transfer is complete. In order to confirm whether data is being transmitted/received properly by the program; set SBI0SR to be sensed. <SIOF> is set to "0" when transmitting/receiving has been completed. When <SIOINH> is set to 1, data transmitting/receiving stops. <SIOF> is then cleared to 0.

Note: When the transfer mode is changed, the contents of SBIODBR will be lost. If the mode must be changed, conclude data transmitting/receiving by clearing <SIOS> to "0", read the last data, then change the transfer mode.




Figure 3.10.28 Transmit/Received Mode (example using internal clock)




Figure 3.10.29 Transmitted data hold time at end of transmit/receive

3.11 Analog/Digital Converter

The TMP91C820A incorporates a 10-bit successive approximation-type analog/digital converter (A/D converter) with 8-channel analog input.

Figure 3.11.1 is a block diagram of the A/D converter. The 8-channel analog input pins (AN0 to AN7) are shared with the input-only port 8 and can thus be used as an input port.

Note: When IDLE2, IDLE1 or STOP Mode is selected, so as to reduce the power, with some timings the system may enter a standby mode even though the internal comparator is still enabled. Therefore be sure to check that A/D converter operations are halted before a HALT instruction is executed.




Figure 3.11.1 Block diagram of A/D converter

3.11.1 Analog/Digital converter registers

The two A/D Mode Control Registers control the A/D converter: ADMOD0 and ADMOD1. The eight A/D Conversion Data Upper and Lower Registers (ADREG04H/L, ADREG15H/L, ADREG26H/L and ADREG37H/L) store the results of A/D conversion.

Figure 3.11.2 shows the registers related to the A/D converter.





Figure 3.11.2 A/D Converter Related Register



Note: As pin AN3 also functions as the $\overline{\text{ADTRG}}$ input pin, do not set < ADCH2: 0> = "011" when using $\overline{\text{ADTRG}}$ with < ADTRGE> set to "1".

Figure 3.11.3 A/D Converter Related Register

A/D Conversion Data Low Register 0/4

		7	6	5	4	3	2	1	0
ADREG04L	Bit symbol	ADR01	ADR00						ADR0RF
(02A0H)	Read/Write	F	₹						R
	After Reset	Unde	fined						0
	Function	Stores lower 2 bits of A/D conversion result							A/D Conversion Data Storage
									flag 1: Conversion result stored


A/D Conversion Data Upper Register 0/4


		7	6	5	4	3	2	1	0
ADREG04H	Bit symbol	ADR09	ADR08	ADR07	ADR06	ADR05	ADR04	ADR03	ADR02
(02A1H)	Read/Write	id/Write R							
	After Reset	set Undefined							
	Function	Stores upper eight bits A/D conversion result.							

A/D Conversion Data Lower Register 1/5

		7	6	5	4	3	2	1	0
ADREG15L	Bit symbol	ADR11	ADR10						ADR1RF
(02A2H)	Read/Write	F	₹						R
	After Reset	Unde	fined						0
	Function	stores lower 2 bits of A/D conversion result							A/D Conversion Result flag 1: Conversion result stored

A/D Conversion Data Upper Register 1/5





- Bits 5-1 are always read as "1".
- Bit 0 is the A/D conversion data storage flag <ADRxRF>. When the A/D conversion result is stored, the flag is set to "1". When either of the registers (ADREGxH, ADREGxL) is read, the flag is cleared to "0".

Figure 3.11.4 A/D Converter Related Registers

A/D Conversion Result Lower Register 2/6

		7	6	5	4	3	2	1	0
ADREG26L	Bit symbol	ADR21	ADR20						ADR2RF
(02A4H)	Read/Write	F	₹						R
	After Reset	Unde	fined						0
	Function	Stores lower 2 bits of A/D conversion result.							A/D conversion data storage flag 1: Conversion result stored

A/D Conversion Data upper Register 2/6


6 0 Bit symbol ADR29 ADR28 ADR27 ADR26 ADR25 ADR24 ADR23 ADR22 ADREG26H (02A5H) Read/Write R After Reset Undefined Function Stores upper eight bits of A/D conversion result.

A/D Conversion Data Lower Register 3/7

6 5 4 2 0 ADR31 ADR30 ADR3RF Bit symbol ADREG37L (02A6H) Read/Write R R After Reset Undefined 0 Stores lower 2 bits of Conversion AD conversion result. Data Storage **Function** 1: conversion result stored

A/D Conversion Result Upper Register 3/7

6 0 Bit symbol ADR39 ADR38 ADR37 ADR36 ADR35 ADR34 ADR33 ADR32 ADREG37H Read/Write (02A7H) After Reset Undefined Function Stores upper eight bits of A/D conversion result.



- Bits 5 to1 are always read as "1".
- Bit 0 is the A/D conversion data storage flag <ADRxRF>. When the A/D conversion result is stored, the flag is set to "1". When either of the registers (ADREGxH, ADREGxL) is read, the flag is cleared to "0".

Figure 3.11.5 A/D Converter Related Registers

3.11.2 Description of operation

(1) Analog reference voltage

A High-level analog reference voltage is applied to the VREFH pin; a low-level analog reference voltage is applied to the VREFL pin. To perform A/D conversion, the reference voltage, the difference between VREFH and VREFL, is divided by 1024 using string resistance. The result of the division is then compared with the analog input voltage.

To turn off the switch between VREFH and VREFL, write a "0" to ADMOD1<VREFON> in A/D Mode Control Register 1. To start A/D conversion in the OFF state, first write a "1" to ADMOD1<VREFON>, wait 3 μ s until the internal reference voltage stabilizes (this is not related to fc), then set ADMOD0<ADS> to "1".

(2) Analog input channel selection

The analog input channel selection varies depends on the operation mode of the A/D converter.

- In Analog Input Channel Fixed Mode (A/D MOD0<SCAN> = "0")
 Setting ADMOD1<ADCH2 to ADCH0> selects one of the input pins AN0 to AN7 as the input channel.
- In Analog Input Channel Scan Mode (ADMOD0<SCAN> = "1")
 Setting ADMOD1<ADCH2 to ADCH0> selects one of the eight scan modes.

Table 3.11.1 illustrates analog input channel selection in each operation mode.

On a Reset, ADMOD0<SCAN> is set to "0" and ADMOD1<ADCH2 to ADCH0> is initialized to "000". Thus pin AN0 is selected as the fixed input channel. Pins not used as analog input channels can be used as standard input port pins.

<adch2~0></adch2~0>	Channel fixed <scan> = "0"</scan>	Channel scan <scan> = "1"</scan>
000	AN0	AN0
001	AN1	$AN0 \rightarrow AN1$
010	AN2	$AN0 \rightarrow AN1 \rightarrow AN2$
011	AN3	$AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3$
100	AN4	AN4
101	AN5	$AN4 \rightarrow AN5$
110	AN6	$AN4 \rightarrow AN5 \rightarrow AN6$
111	AN7	$AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7$

Table 3.11.1 Analog input channel selection

(3) Starting A/D Conversion

To start A/D conversion, write a 1 to ADMOD0<ADS> in A/D Mode Control Register 0 or ADMOD1<ADTRGE> in A/D Mode Control Register 1, and input falling edge on ADTRG pin. When A/D conversion starts, the A/D Conversion Busy flag ADMOD0<ADBF> will be set to "1", indicating that A/D conversion is in progress.

Writing a 1 to ADMOD0<ADS> during A/D conversion restarts conversion. At that time, to determine whether the A/D conversion results have been preserved, check the value of the conversion data storage flag A/D REGxL<ADRxRF>.

During A/D conversion, a falling edge input on the ADTRG pin will be ignored.

(4) A/D conversion modes and the A/D Conversion End interrupt

The four A/D conversion modes are:

- Channel Fixed Single Conversion Mode
- Channel Scan Single Conversion Mode
- Channel Fixed Repeat Conversion Mode
- Channel Scan Repeat Conversion Mode

The ADMOD0<REPET> and ADMOD0<SCAN> settings in A/D Mode Control Register 0 determine the A/D mode setting.

Completion of A/D conversion triggers an INTAD A/D Conversion End interrupt request. Also, ADMOD0<EOCF> will be set to "1" to indicate that A/D conversion has been completed.

Channel Fixed Single Conversion Mode

Setting ADMOD0<REPET> and ADMOD0<SCAN> to "00" selects Conversion Channel Fixed Single Conversion Mode.

In this mode data on one specified channel is converted once only. When the conversion has been completed, the ADMOD0<EOCF> flag is set to "1", ADMOD0<ADBF> is cleared to "0", and an INTAD interrupt request is generated.

Channel Scan Single Conversion Mode

Setting ADMOD0<REPET> and ADMOD0<SCAN> to "01" selects Conversion Channel Scan Single Conversion Mode.

In this mode data on the specified scan channels is converted once only. When scan conversion has been completed, ADMOD0<EOCF> is set to "1", ADMOD0<ADBF> is cleared to "0", and an INTAD interrupt request is generated.

Channel Fixed Repeat Conversion Mode

Setting ADMOD0<REPET> and ADMOD0<SCAN> to "10" selects Conversion Channel Fixed Repeat Conversion Mode.

In this mode data on one specified channel is converted repeatedly. When conversion has been completed, ADMOD0<EOCF> is set to "1" and ADMOD0<ADBF> is not cleared to "0" but held at "1". INTAD interrupt request generation timing is determined by the setting of ADMOD0<ITM0>.

Setting <ITM0> to "0" generates an interrupt request every time an A/D conversion is completed. Setting <ITM0> to "1" generates an interrupt request on completion of every fourth conversion.

Channel Scan Repeat Conversion Mode

Setting ADMOD0<REPET> and ADMOD0<SCAN> to "11" selects Conversion Channel Scan Repeat Conversion Mode.

In this mode data on the specified scan channels is converted repeatedly. When each scan conversion has been completed, ADMOD0<EOCF> is set to "1" and an INTAD interrupt request is generated. ADMOD0<ADBF> is not cleared to "0" but held at "1".

To stop conversion in a repeat conversion mode (i.e. in cases and), write a "0" to ADMOD0<REPET>. After the current conversion has been completed, the repeat conversion mode terminates and ADMOD0<ADBF> is cleared to "0".

Switching to a halt state (IDLE2 Mode with ADMOD1<I2AD> cleared to "0", IDLE1 Mode or STOP Mode) immediately stops operation of the A/D converter even when A/D conversion is still in progress. In repeat conversion modes (i.e. in cases and), when the halt is released, conversion restarts from the beginning. In single conversion modes (i.e. in cases and), conversion does not restart when the halt is released (the converter remains stopped).

Table 3.11.2 shows the relationship between the A/D conversion modes and interrupt requests.

Table 3.11.2 Relationship between A/D Conversion Modes and Interrupt Requests

Mode	Interrupt Request	ADMOD0				
Wode	Generation	<itm0></itm0>	<repeat></repeat>	<scan></scan>		
Channel Fixed Single Conversion Mode	After completion of conversion	X	0	0		
Channel Scan Single Conversion Mode	After completion of scan conversion	X	0	1		
Channel Fixed Repeat	Every conversion	0	1	0		
Conversion Mode	Every forth conversion	1	1	Ü		
Channel Scan Repeat Conversion Mode	1 1		1	1		

X: Don't care

(5) A/D conversion time

84 states (10.5 μ s @ f_{FPH} = 16 MHz) are required for the A/D conversion of one channel.

(6) Storing and reading the results of A/D conversion

The A/D Conversion Data Upper and Lower Registers (ADREG04H/L to ADREG37H/L) store the results of A/D conversion. (ADREG04H/L to ADRG37H/L are read-only registers.)

In Channel Fixed Repeat Conversion Mode, the conversion results are stored successively in registers ADREG04H/L to ADRG37H/L. In other modes the AN0 and AN4, AN1 and AN5, AN2 and AN6, and AN3 and AN7 conversion results are stored in ADREG04H/L, ADREG15H/L, ADREG26H/L and ADREG37H/L respectively.

Table 3.11.3 shows the correspondence between the analog input channels and the registers, which are used to hold the results of A/D conversion.

Table 3.11.3 Correspondence between Analog Input Channels and A/D Conversion Result Registers

	A/D Conversion	n Result Register
Analog input channel (Port A)	Conversion modes other than at right	Channel fixed repeat conversion mode (every 4th conversion)
AN0	ADREG04H/L	,
AN1	ADREG15H/L	ADREG04H/L ←
AN2	ADREG26H/L	₩ ADREG15H/L
AN3	ADREG37H/L	ADICEGISTIVE
AN4	ADREG04H/L	ADREG26H/L
AN5	ADREG15H/L	↓
AN6	ADREG26H/L	ADREG37H/L ——
AN7	ADREG37H/L	

<ADRxRF> bit "0" of the A/D conversion data lower register is used as the A/D conversion data storage flag. The storage flag indicates whether the A/D conversion result register has been read or not. When a conversion result is stored in the A/D conversion result register, the flag is set to "1". When either of the A/D conversion result registers (ADREGxH or ADREGxL) is read, the flag is cleared to "0".

Reading the A/D conversion result also clears the A/D Conversion End flag ADMOD0<EOCF> to "0".

Setting example:

Convert the analog input voltage on the AN3 pin and write the result, to memory address 1000H using the A/D interrupt (INTAD) processing routine.

Main routine:

```
7 6 5 4 3 2 1 0
INTE0AD
          ← X 1 0 0 - - - -
                                       Enable INTAD and set it to Interrupt Level 4.
ADMOD1
           Set pin AN3 to be the analog input channel.
ADMOD0
           Start conversion in Channel Fixed Single Conversion Mode.
Interrupt routine processing example:
WA
           ← ADREG37
                                       Read value of ADREG37L and ADREG37H into 16-bit
                                       general-purpose register WA.
WA
                                       Shift contents read into WA six times to right and zero-fill upper bits.
           >>6
(1000H)
                                       Write contents of WA to memory address 1000H.
           \leftarrow WA
```

This example repeatedly converts the analog input voltages on the three pins AN0, AN1 and AN2, using Channel Scan Repeat Conversion Mode.

Note: X = Don't care; "-" = No change

3.12 Watchdog timer (runaway detection timer)

The TMP91C820A features a watchdog timer for detecting runaway.

The watchdog timer (WDT) is used to return the CPU to Normal state when it detects that the CPU has started to malfunction (runaway) due to causes such as noise. When the watchdog timer detects a malfunction, it generates a non-maskable interrupt INTWD to notify the CPU of the malfunction.

Connecting the watchdog timer output to the Reset pin internally forces a reset.

3.12.1 Configuration

Figure 3.12.1 is a block diagram of he watchdog timer (WDT).




Figure 3.12.1 Block diagram of watchdog timer

The watchdog timer consists of a 22-stage binary counter which uses the system clock (f_{SYS}) as the input clock. The binary counter can output fSYS/215, fSYS/217, fSYS/219 and fSYS/221. Selecting one of the outputs using WDMOD<WDTP1, WDTP0> generates a Watchdog interrupt and outputs watchdog timer out when an overflow occurs.




Figure 3.12.2 Normal Mode

The runaway detection result can also be connected to the Reset pin internally. In this case, the reset time will be between 22 and 29 states as shown in Figure 3.12.3.




Figure 3.12.3 Reset Mode

3.12.2 Control registers

The watchdog timer WDT is controlled by two controls registers WDMOD and WDCR.

- (1) Watchdog Timer Mode Register (WDMOD)
- ① Setting the detection time for the watchdog timer in <WDTP>

This 2-bit register is used for setting the watchdog timer interrupt time used when detecting runaway. On a Reset this register is initialized to WDMOD<WDTP1, WDTP0> = "00".

The detection times for WDT are shown in Figure 3.12.4.

② Watchdog Timer Enable/Disable Control Register <WDTE>

On a Reset WDMOD<WDTE> is initialized to "1", enabling the watchdog timer.

To disable the watchdog timer, it is necessary to set this bit to "0" and to write the disable code (B1H) to the Watchdog Timer Control Register WDCR. This makes it difficult for the watchdog timer to be disabled by runaway.

However, it is possible to return the watchdog timer from the disabled state to the enabled state merely by setting <WDTE> to "1".

③ Watchdog timer out reset connection <RESCR>

This register is used to connect the output of the watchdog timer with the RESET terminal internally. Since WDMOD<RESCR>is initialized to "0" on a Reset, a Reset by the watchdog timer will not be performed.

(2) Watchdog Timer Control Register (WDCR)

This register is used to disable and clear the binary counter for the watchdog timer.

Disable control The watchdog timer can be disabled by clearing WDMOD<WDTE> to "0" and then writing the disable code (B1H) to the WDCR register.

```
WDMOD ← 0 - - - - - X X Clear WDMOD<WDTE>to "0".

WDCR ← 1 0 1 1 0 0 0 1 Write the disable code (B1H).
```

Enable control

Set WDMOD<WDTE>to "1".

• Watchdog timer clear control

To clear the binary counter and cause counting to resume, write the clear code (4EH) to the WDCR register.

WDCR $\leftarrow 0 \ 1 \ 0 \ 0 \ 1 \ 1 \ 1 \ 0$ Write the clear code (4EH).




Figure 3.12.5 Watchdog Timer Control Register

3.12.3 Operation

The watchdog timer generates an INTWD interrupt when the detection time set in the WDMOD<WDTP1, WDTP0> has elapsed. The watchdog timer must be zero-cleared in software before an INTWD interrupt will be generated. If the CPU malfunctions (i.e. if runaway occurs) due to causes such as noise, but does not execute the instruction used to clear the binary counter, the binary counter will overflow and an INTWD interrupt will be generated. The CPU will detect malfunction (runaway) due to the INTWD interrupt and in this case it is possible to return to the CPU to normal operation by means of an anti-multifunction program.

The watchdog timer does not operate in IDLE1 or STOP Mode, as the binary counter continues counting during bus release (When BUSAK goes low).

When the device is in IDLE2 Mode, the operation of WDT depends on the WDMOD<I2WDT> setting. Ensure that WDMOD<I2WDT> is set before the device enters IDLE2 Mode.

Example: ① Clear the binary counter.

3.13 Real time clock (RTC)

3.13.1 Function description for RTC

- 1) Clock function (hour, minute, second)
- 2) Calendar function (month and day, day of the week, and leap year)
- 3) 24 or 12-hour (AM/PM) clock function
- 4) +/- 30 second adjustment function (by software)
- 5) Alarm function (Alarm output)
- 6) Alarm interrupt generate

3.13.2 Block diagram




Figure 3.13(1) RTC block diagram

(Note1) The Christian era year column:

This product has year column toward only lower two columns. Therefore the next year in 99 works as 00 years. In system to use it, please manage upper two columns with the system side when handle year column in the Christian era.

(Note2) Leap year:

A leap year is the year, which is divisible with 4, but the year, which there is exception, and is divisible with 100, is not a leap year. However, the year is divisible with 400, is a leap year. But there is not this product for the correspondence to the above exception. Because there are only with the year which is divisible with 4 as a leap year, please cope with the system side if this function is problem.

3.13.3 Control registers

Table 3.13(1) PAGE 0 (Timer function) registers

Symbol	Address	bit7	bit6	bit5	bit4	bit3	bit2	bit1	Bit0	Function	Read/Writ
SECR	0320h		40 sec.	20 sec.	10 sec.	8 sec.	4 sec.	2 sec.	1 sec.	Second column	R/W
MINR	0321h		40 min.	20 min.	10 min.	8 min.	4 min.	2 min.	1 min.	Minute column	R/W
HOURR	0322h			20 hours	10 hours	8 hours	4 hours	2 hours	1 hour	Hour column	R/W
DAYR	0323h						W2	W1	W0	Day of the week column	R/W
DATER	0324h			Day 20	Day 10	Day 8	Day 4	Day 2	Day 1	Day column	R/W
MONTHR	0325h				Oct.	Aug.	Apr.	Feb.	Jan.	Month column	R/W
YEARR	0326h	Year 80	Year 40	Year 20	Year 10	Year 8	Year 4	Year 2	Year 1	Year column (lower two columns)	R/W
PAGER	0327h	INT ENA			ADJUST	ENATM R	ENAAL M		PAGE	PAGE register	W,R/W
RESTR	0328h	DIS1HZ	DIS16HZ	RSTTMR	RSTALM	0	0	0	0	Reset register	Write only

(Note) As for SECR, MINR, HOURR, DAYR, MONTHR, YEER of PAGE0, current state is read when read it.

Table 3.13(2) PAGE 1(Alarm function) registers

Symbol	Address	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	Function	Read/Write
SECR	0320h										R/W
MINR	0321h		40 min.	20 min.	10 min,	8 min.	4 min.	2 min.	1 min,	Minute column for Alarm	R/W
HOURR	0322h			20 hours	10 hours	8 hours	4 hours	2 hours	1 hours	Hour column for Alarm	R/W
DAYR	0323h						W2	W1	W0	Day of the week column for Alarm	R/W
DATER	0324h			Day 20	Day 10	Day 8	Day 4	Day 2	Day 1	Day column for Alarm	R/W
MONTHR	0325h								24/12	24-hour clock mode	R/W
YEARR	0326h							LEAP 1	LEAP 0	Leap-year mode	R/W
PAGER	0327h	INT ENA			ADJUST	ENATM R	ENAAL M		PAGE	PAGE register	W,R/W
RESTR	0328h	DIS1HZ	DIS16H Z	RSTTM R	RSTAL M	0	0	0	0	Reset register	Write only

59 sec.

3.13.4 Detailed explanation of control register

RTC is not initialized by reset.

Therefore, all registers must be initialized at the beginning of the program.

(1) Second column register (for PAGE0 only)

()		0 \		37								
		7	6	5	4	3	2	1	0			
SECR	bit Symbol		SE6	SE5	SE4	SE3	SE2	SE1	SE0			
(0320H)	Read/Write			R/W								
	After reset					Undefined						
	Function	"0" is read.	40 sec.	20 sec. column	10sec. Column	8 sec. column	4 sec. column	2sec. column	1sec. column			

			1	,			
0	0	0	0	0	0	0	0.000
							0 sec.
0	0	0	0	0	0	1	1 sec.
0	0	0	0	0	1	0	2 sec.
0	0	0	0	1	0	0	4 sec.
0	0	0	0	1	0	1	5 sec.
0	0	0	0	1	1	0	6 sec.
0	0	0	0	1	1	1	7 sec.
0	0	0	1	0	0	0	8 sec.
0	0	0	1	0	0	1	9 sec.
0	0	1	0	0	0	0	10 sec.
'							
0	0	1	1	0	0	1	19 sec.
0	1	0	0	0	0	0	20 sec.
0	1	0	1	0	0	1	29 sec.
0	1	1	0	0	0	0	30 sec.
'							
0	1	1	1	0	0	1	39 sec.
1	0	0	0	0	0	0	40 sec.
1							
1	0	0	1	0	0	1	49 sec.
1	0	1	0	0	0	0	50 sec.

0

0

0

(2) Minute column register (for PAGE0/1)

MINR (0321H)

	7	6	5	4	3	2	1	0
bit Symbol		MI6	MI5	MI4	MI3	MI2	MI1	MI0
Read/Write		R/W						
After reset			Undefined					
Function	"0" is read.	40 min, column	20min, column	10min, column	8 min. column	4 min. column	2 min, column	1min, column



0	0	0	0	0	0	0	0 min.
0	0	0	0	0	0	1	1 min.
0	0	0	0	0	1	0	2 min.
0	0	0	0	0	1	1	3 min.
0	0	0	0	1	0	0	4 min.
0	0	0	0	1	0	1	5 min.
0	0	0	0	1	1	0	6 min.
0	0	0	0	1	1	1	7 min.
0	0	0	1	0	0	0	8 min.
0	0	0	1	0	0	1	9 min.
0	0	1	0	0	0	0	10 min.
0	0	1	1	0	0	1	19 min.
0	1	0	0	0	0	0	20 min.
0	1	0	1	0	0	1	29 min.
0	1	1	0	0	0	0	30 min.
0	1	1	1	0	0	1	39 min.
1	0	0	0	0	0	0	40 min.
1	0	0	1	0	0	1	49 min.
1	0	1	0	0	0	0	50 min.

0

0

59 min.

0

(3) Hour column register (for PAGE0/1)

In case of 24-hour clock mode (MONTHR<MO0>='1')

H	10	Οl	Jŀ	₹	F	2
1	'n	22	2	ŀ	4	١

	7	6	5	4	3	2	1	0
bit Symbol			HO5	HO4	НО3	HO2	HO1	HO0
Read/Write					R/	W		
After reset			Undefined					
Function	"0" is read.		20 hour column	10 hour column	8 hour column	4 hour column	2 hour column	1 hour column



0	0	0	0	0	0	0 o'clock
0	0	0	0	0	1	1 o'clock
0	0	0	0	1	0	2 o'clock

0	0	1	0	0	0	8 o'clock
0	0	1	0	0	1	9 o'clock
0	1	0	0	0	0	10 o'clock

0	1	1	0	0	1	19 o'clock
1	0	0	0	0	0	20 o'clock

1	0	0	0	1	1	23 o'clock

In case of 24-hour clock mode (MONTHR<MO0>='0')

HOURR (0322H)

-										
	/	7	6	5	4	3	2	1	0	
2	bit Symbol			HO5	HO4	НО3	HO2	HO1	HO0	
)	Read/Write			R/W						
	After reset			Undefined						
	Function	"0" is	read.	PM/ĀM	10 hour column	8 hour column	4 hour column	2 hour column	1 hour column	



0	0	0	0	0	0	0 o'clock (AM)
0	0	0	0	0	1	1 o'clock
0	0	0	0	1	0	2 o'clock
0	0	1	0	0	1	9 o'clock
0	1	0	0	0	0	10 o'clock
0	1	0	0	0	1	11 o'clock
1	0	0	0	0	0	0 o'clock (PM)
1	0	0	0	0	1	1 o'clock

(4) Day of the week column register (for PAGE0/1)

DAYR (0323H)	

	7	6	5	4	3	2	1	0	
bit Symbol						WE2	WE1	WE0	
Read/Write				R/W					
After reset					Undefined				
Function			"0" is read.	W2	W1	W0			



0	0	0	Sunday
0	0	1	Monday
0	1	0	Tuesday
0	1	1	Wednesday
1	0	0	Thursday
1	0	1	Friday
1	1	0	Saturday

(5) Day column register (for PAGE0/1)

DATER (0324H)

	7	6	5	4	3	2	1	0	
bit Symbol			DA5	DA4	DA3	DA2	DA1	DA0	
Read/Write			R/W						
After reset			Undefined						
Function	"0" is	read.	Day 20	Day 10	Day 8	Day 4	Day 2	Day 1	



0	0	0	0	0	0	0
0	0	0	0	0	1	1 st day
0	0	0	0	1	0	2 nd day
0	0	0	0	1	1	3 rd day
0	0	0	1	0	0	4 th day

0	0	1	0	0	1	9 th day
0	1	0	0	0	0	10 th day
0	1	0	0	0	1	11 th day

0	1	1	0	0	1	19 th day
1	0	0	0	0	0	20 th day

1	0	1	0	0	1	29 th day
1	1	0	0	0	0	30 th day
1	1	0	0	0	1	31 st day

(6) Month column register (for PAGE0 only)

		7	6	5	4	3	2	1	0
	bit Symbol				MO4	MO3	MO2	MO1	MO0
(0325H)	Read/Write				R/W				
After reset					Undefined				
	Function	"0" is read.		10 months	8 months	4 months	2 months	1 month	



0	0	0	0	1	January
0	0	0	1	0	February
0	0	0	1	1	March
0	0	1	0	0	April
0	0	1	0	1	May
0	0	1	1	0	June
0	0	1	1	1	July
0	1	0	0	0	August
0	1	0	0	1	September
1	0	0	0	0	October
1	0	0	0	1	November
1	0	0	1	0	December

(7) Select 24-hour clock or 12-hour clock (for PAGE1 only)

		7	6	5	4	3	2	1	0
MONTHR	bit Symbol								MO0
(0325H)	Read/Write								R/W
	After reset								Undefined
	Function "0" is read.					1:24-hour 0:12-hour			

(8) Year column register (for PAGE0 only)

		7	6	5	4	3	2	1	0		
YEARR (0326H)	bit Symbol	YE7	YE6	YE5	YE4	YE3	YE2	YE1	YE0		
	Read/Write		R/W								
	After reset		Undefined								
	Function	80 Years	40 Years	20 Years	10 Years	8 Years	4 Years	2 Years	1 Year		
•						l					

1	0	0	1	1	0	0	1	99 year
0	0	0	0	0	0	0	0	00 year
0	0	0	0	0	0	0	1	01 year
0	0	0	0	0	0	1	0	02 year
0	0	0	0	0	0	1	1	03 year
0	0	0	0	0	1	0	0	04 year 05 year
0	0	0	0	0	1	0	1	05 year

(9) Leap-year register (for PAGE1 only)

		7	6	5	4	3	2	1	0	
YEARR	bit Symbol							LEAP1	LEAP0	
(0326H)	Read/Write							R/	W	
	After reset							Unde	fined	
								00:leap-year		
									r after	
								leap-year		
	Function							"0" is read. 10:two years after		
								leap-year		
								11:three years afte		
						leap-yea	ar			



0	0	Current year is leap-year
0	1	Present is next year of a leap year
1	0	Present is two years after a leap year
1	1	Present is three vears after leap year

(10) Setting PAGE register(for PAGE0/1)

		7	6	5	4	3	2	1	0
PAGER (0327H)	bit Symbol	INTENA			ADJUST	ENA TMR	ENAALM		PAGE
	Read/Write	R/W			W	R/	W		R/W
	After reset	0				Unde	fined		Undefined
		1:INT				TIMER	ALARM		DACE
	Function	enable	"0" is	read.	1:ADJUST	1:ENABLE 1:ENABLE			PAGE select
		(note)				0:DISABLE	0:DISABLE		select
Prohi	Prohibit Read Modify Write								

(Note) When INTRTC is used, set following,


ld (pager), 0ch

ld (pager), 8ch

0	Select Page0
1	Select Page1

0	
1	Adjust sec. counter.
	When set this bit to "1" the sec. counter become to "0" when the value of
	sec. counter is $0 - 29$. And in case that value of sec. counter is $30-59$, min.
	counter is carried and become sec. counter to "0".

(11) Setting reset register (for PAGE0/1)



1	Timer reset	

0	Enable 16Hz clock (/ALARM output, INTRTC)
1	Disable 16Hz clock (/ALARM output , INTRTC)

0	Enable 1Hz clock (/ALARM output , INTRTC)
1	Disable 1Hz clock (/ALARM output , INTRTC)

3.13.5 Operational description

(1) Reading timer data

There is the case, which reads wrong data when carry of the inside counter happens during the operation which timer data reads. Therefore please read two times with the following way for reading correct data.





Figure 3.13(2) Flowchart of timer data read

END

Readout of timer data that used /ALARM output

Timer data can be read with rising edge of /ALARM output by detecting /ALARM='1' with interrupt routine of INTRTC of 1 Hz



The reason why read a timer of RTC after reading PORT in interrupt routine of /ALARM=1 is that carry of RTC timer occurs with rising edge of pulse period of 1 Hz. By reading timer during 0.5second after carry happening, right data (a timer value) can be read.

Figuire3.11(3) Readout of the timer table used /ALARM output

(2) Writing timer data

When there is carry on the way of write operation, expecting data can not be wrote exactly.

Therefore, in order to write in data exactly please follow the below way.

Resetting a divider

In RTC inside, there are 15-stage dividers, which generates 1Hz clock from 32,768KHz. Carry of a timer is not done for one second when reset this divider. So write in data at this interval.




Figure 3.13(4) Flowchart of data write

Disabling the timer

Carry of a timer is prohibited when write in '0' at PAGER<ENATMR> and can prevent malfunction by CLOCK HOLD circuit. During a timer prohibited, CLOCK HOLD circuits holds one sec. carry signal, which is generated from divider. After becoming timer enable state, output the carry signal to timer and revise time and continue operation. However, timer is late when timer-disabling state continues for one second or more. During timer disabling, pay attention with system power is downed. In this case the timer is stopped and time is delayed.




Figure 3.13(5) Flowchart of timer disable

Explanation of the alarm function

Can use alarm function by setting of register of PAGE1 and output either of three signal to /ALARM pin as follows.

- (1) In accordance of alarm register and the timer, output '0'.
- (2) Output clock of 1Hz.
- (3) Output clock of 16Hz.

Resetting does not initialize RTC. So the case of using INTRTC, clear interrupt request flag INTERCKEY <IRC> after reset.

(1) In accordance of alarm register and a timer, output '0'.

When value of a timer of PAGE0 accorded with alarm register of PAGE1 with a state of PAGER<ENAALM>='1', output '0' to /ALARM pin and occur INTRTC.

Follows are ways using alarm.

Initialization of alarm is done by writing in '1' at RESTR<RSTALM>, setting value of all alarm becomes don't care. In this case, always accorded with value of a timer and occur INTRTC interrupt if PAGER<ENAALM> is '1'.

Setting alarm min., alarm hour, alarm day and alarm the day week is done by writing in data at each register of PAGE1.

When all setting contents accorded, RTC generates INTRTC interrupt, if PAGER<ENAALM> is '1'. However, contents (don't care state) which does not set it up is considered to always accord.

The contents, which set it up once, cannot be returned to don't care state in independence. Initialization of alarm and resetting of alarm register are necessary.

Follows are example program at outputting alarm in noon (PM12: 00) every day

(DACED) OOH

LD	(PAGER), 09H	; Alarm disable, setting PAGE1
LD	(RESTR), D0H	; Alarm initialize
LD	(MONTHR), 01H	; 24-hour clock mode
LD	(HOURR), 12H	; setting 12 o'clock
LD	(MINR), 00H	; setting 00 min.
LD	(PAGER), 0CH	; Alarm enable

. Alama disable satting DACE1

(2) When output clock of 1Hz

RTC outputs clock of 1Hz to /ALARM pin by setting up PAGER<ENAALM>='0', RESTR<DIS1HZ>='0', <DIS16HZ>='1'. And RTC generates INTRC interrupt by falling edge of the clock.

(3) When output clock of 16Hz

RTC outputs clock of 16Hz to /ALARM pin by setting up PAGER<ENAALM>='0', RESTR<DIS1HZ>='1', <DIS16HZ>='0'. And RTC generates INTRC interrupt by falling edge of the clock.

3.14 LCD controller (LCDC)

The TMP91C820A incorporates two types liquid crystal display driving circuit for controlling LCD Driver LSI. One circuit handles a RAM build-in type LCD driver that can store display data in the LCD driver itself, and the other circuit handles a shift-register type LCD driver that must serially transfer the display data to LCD driver for each display picture.

• Shift-register type LCD driver control mode (SR mode)

Set the mode of operation, start address of source data save memory and LCD size to control register before setting start register.

After set start register LCDC outputs bus release request to CPU and read data from source memory. After that LCDC transmits data of volume of LCD size to external LCD driver through data bus. At this time, control signals connected LCD driver output specified waveform synchronizes with data transmission.

After finish data transmission, LCDC cancels the bus release request and CPU will re-start.

As the DISPLAY RAM, SDRAM burst mode can be used in TMP91C820A.

· RAM built-in type LCD driver control mode (RAM mode)

Data transmission to LCD driver is executed by move instruction of CPU.

After setting mode of operation to control register, when moves instruction of CPU is executed

LCDC outputs chip select signal to LCD driver connected to the outside from control pin

(D1BSCP etc.) . Therefore control of data transmission numbers corresponding to LCD size is controlled by instruction of CPU.

This section is constituted as follows.

- 3.14.1 Feature of LCDC of each mode
- 3.14.2 Block Diagram
- 3.14.3 SFR
- 3.14.4 Shift- register type LCD driver control mode (SR mode)
 - 3.14.4.1 Operation
 - 3.14.4.2 Gray-scale mode Indication
 - 3.14.4.3 Memory mapping
 - 3.14.4.4 Hardware cursor
 - 3.14.4.5 Frame Signal Settlement
 - 3.14.4.6 Timing Charts of Interpreting Memory Codes
 - 3.14.4.7 Interface Examples at SR Mode
 - 3.14.4.8 Sample Program
- 3.14.5 RAM built-in type LCD driver control mode (RAM mode)
 - 3.14.5.1 Operation
 - 3.14.5.2 Interface Examples at Internal RAM Mode
 - 3.14.5.3 Sample Program

3.14.1 Feature of LCDC of each mode

Each feature and operation of pin is as follows.

table 3.14.1Feature of LCDC of each mode

		Shift- register type LCD driver	RAM built -in type LCD driver		
		control mode	control mode		
	aber of picture can be handled	Common(row):128,160,200,240, 320,400,480 segment(column):128,160,240, 320,480,560,640	There is not a limitation		
	data bus width	16bits fixed	Depend on the setting of CS/WAIT		
	data bus width	8bits fixed	Controller.		
	nsfer rate [=36[MHz])	55ns/1word at SDRAM/BURST 111ns/1 word at SRAM			
	LCD Data Bus: (LD7 to LD0)	Data bus; Connect with DI pin of segment driver.	Exclusive Data bus for LCD; Connect with DB pin of segment/common driver.		
	Bus State	not used	Bus State; Connect with /WR pin of segment/common driver.		
External pins	Address Bus: (A0)	not used	Address 0; Connect with D/I pin of segment driver. When A0=1 data bus value means display data, when A0=0 data bus means instruction data.		
pins	Shift Clock Pulse: (D1BSCP)	Shift clock pulses; Connect with SCP pin of segment driver. LCD driver latches data bus value by falling edge of this pin.	Chip enable for segment driver 1; Connect with /CE pin of segment driver 1.		
	Latch Pulse: (D2BLP)	Latch pulses output; Connect with LP pin of segment/common driver. Display data is latched in output register in LCD driver by rising edge of this pin.	Chip enable for segment driver 2; Connect with /CE pin of segment driver 2.		
	Frame: (D3BFR)	LCD frame output; Connect with FR pin of segment/common driver.	Chip enable for segment driver 3; Connect with /CE pin of segment driver 3.		
	Cascade Pulse: (DLEBCD)	Cascade pulses output; Connect with DIO1 pin of row driver. These pin outputs 1 shot pulse by every D3BFR pin changes.	Chip enable for common driver; Connect with /LE pin of common driver.		
	Display Off: (/DOFF)	Display off output; Connect with /DS driver. "L" means display off and "			

3.14.2 Block Diagram




Figure 3.14.1 LCDC Block Diagram

 (\mbox{Note}) : Row means common, and column means segment .

TOSHIBA

3.14.3 SFR

LCDMODE Register

LCDMODE (04B0H)

	7	6	5	4	3	2	1	0
bit Symbol	BAE	AAE	SCPW1	SCPW0	BUSRTW	BULK	RAMTYPE	MODE
Read/Write	R/W	R/W	R/W	R/W	RW	R/W	R/W	R/W
After reset	0	0	1	0	0	0	0	0
Function	Used by B AREA 0:Disable 1:Enable	Used by A AREA 0:Disable 1:Enable	00:BaseSCF 01: 2-clock 10: 4-clock 11: 8-clock	, D	Always fixed to "0"	SDRAM BULK 0: 64Mbit 1:128Mbit	Display RAM 0: SRAM 1: SDRAM	Mode Selection 0: RAM 1: SR

Note1: <BULK> is effective only if "1" is set to <RAMTYPE>.

Note2: SCPW[1:0] is introduced in sect. 3.14.4.6.

Divide FRM Register

LCDDVM (04B1H)

	7	6	5	4	3	2	1	0		
bit Symbol	FMN7	FMN6	FMN5	FMN4	FMN3	FMN2	FMN1	FMN0		
Read/Write		R/W								
After Reset		0								
Function		Setting DVM bit7-0								


LCD Size Setting Register

LCDSIZE (04B2H)

		7	6	5	4	3	2	1	0
ZΕ	bit Symbol	СОМЗ	COM2	COM1	COM0	SEG3	SEG2	SEG1	SEG0
)	Read/Write	R/W	RW	R/W	R/W	R/W	R/W	R/W	R/W
	After Reset	0	0	0	0	0	0	0	0
		Setting the I	_CD Commo	n number fo	r SR Mode	Setting the L	CD Segmer	nt Number fo	r SR Mode
		0000 : 12	8 0101	: 400		0000 : 128	3 0101	: 480	
	Function	0001 : 16	0110	: 480		0001 : 160	0110	: 560	
	Function	0010 : 20	00			0010 : 240	0111	: 640	
		0011 : 24	10			0011 : 320)		
		0100 : 32	20	other	: reserved	0100 : 40	0	othe	r : reserved

LCD Control Register

LCDCTL (04B3H)



"0": /DOFF pin outputs "0"

LCD fFP Register

LCDFFP (04B4H)

	7	6	5	4	3	2	1	0		
bit Symbol	FP7	FP6	FP5	FP4	FP3	FP2	FP1	FP0		
Read/Write		R/W								
After Reset		0								
Function		Setting bit7-0 for f FP								

LCD Gray Level Setting register

LCDGL (04B5H)

		7	6	5	4	3	2	1	0
	bit Symbol							GRAY1	GRAY0
)	Read/Write							R/	W
	After Reset							0	0
			•	•				00: monoch	rome
	Function							01: 4 leve	ls
	Function							10: 8 leve	ls
								11: 16 level	ls

Table 3.14.2 LCD Start/End Address register

	Start	Address re	gister	End Address register			
	H (bit23-16)	M (bit15-8)	L (bit7-0)	H (bit23-16)	M (bit15-8)	L (bit7-0)	
A-area	LSARAH (04C1H) 40H	LSARAM (04C0H) 00H	-	LEARAH (04C3H) 40H	LEARAM (04C2H) 00H	1	
B-area	LSARBH (04C5H) 40H	LSARBM (04C4H) 00H	-	LEARBH (04C7H) 40H	LEARBM (04C6H) 00H	1	
C-area	LSARCH (04CAH) 40H	LSARCM (04C9H) 00H	LSARCL (04C8H) 00H	1	1	1	

(note) All registers are available for R(Read)/W(Write) .

LCD Cursor Setting Register

LCDCM (04B6H)

	/	7	6	5	4	3	2	1	0
	bit Symbol	CDE	CCS					CBE1	CBE0
F	Read/Write	R/W	R/W					R/W	R/W
	After Reset	0	0					0	0
	Function	Cursor 0:off 1:on	Cursor Color 0: White 1:Black						

(note1): The function of cursor blink is effective only when low frequency oscillator is input.

(note2) :The function of cursor blink depends on the low frequency oscillator even if you use timer out "TA3OUT" as LCDCK.

LCD Cursor Width Setting Register

LCDCW (04B7H)

	7	6	5	4	3	2	1	0
bit Symbol				CW4	CW3	CW2	CW1	CW0
Read/Write				R/W	R/W	R/W	R/W	R/W
After reset				0	0	0	0	0
					Curso	or width (X	size)	
Function					0000	0: 1 dot (MIN)	
					1111	1: 32dots (I	MAX)	

LCD Cursor Height Setting Register

LCDCH (04B8H)

	7	6	5	4	3	2	1	0
bit Symbol				CH4	CH3	CH2	CH1	CH0
Read/Write				R/W	R/W	R/W	R/W	R/W
After reset				0	0	0	0	0
Function					0000	or height (Y 00: 1 dot (1: 32dots (I	MIN)	

LCD Cursor Start Address setting register

LCDCPL (04BAH)

	7	6	5	4	3	2	1	0		
bit Symbol	CAP 7	CAP 6	CAP 5	CAP 4	CAP 3	CAP 2	CAP 1	CAP 0		
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
After Reset	0	0	0	0	0	0	0	0		
Function		Setting bit7-0 for cursor start address								

LCD Cursor Start Address setting register

LCDCPM (04BBH)

	7	6	5	4	3	2	1	0		
bit Symbol	CAP 15	CAP 14	CAP 13	CAP 12	CAP 11	CAP 10	CAP 9	CAP 8		
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
After Reset	0	0	0	0	0	0	0	0		
Function		Setting bit15-8 for cursor start address								

LCD Cursor Start Address setting register

LCDCPH (04BCH)

	7	6	5	4	3	2	1	0		
bit Symbol	CAP 23	CAP 22	CAP 21	CAP 20	CAP 19	CAP 18	CAP 17	CAP 16		
Read/Write	R/W	R/W	R/W	R/W	RW	R/W	R/W	R/W		
After Reset	0	1	0	0	0	0	0	0		
Function		Setting bit21-16 for cursor start address								

LCD Cursor Hot Point pixel number (bit correction) Setting Register

LCDCP (04B9H)

	7	6	5	4	3	2	1	0			
bit Symbol					APB 3	APB 2	APB 1	APB 0			
Read/Write					RW						
After Reset					0						
Function					Setting	bit3-0 of pixe	I for correction	n of Hot			
					(for 1-dot correction)						

LCDC1L,LCDC1H,LCDC2L,LCDC2H,LCDC3L,LCDC3H,LCDC4L,LCDC4H Register

	7	6	5	4	3	2	1	0					
bit Symbol	D7	D6	D5	D4	D3	D2	D1	D0					
Read/Write		Depend on the specification of external LCD driver											
After reset		Depend on the specification of external LCD driver											
Function		Depend on the specification of external LCD driver											

These registers do not exist on TMP91C820A. These are image for instruction registers and display registers of external RAM built-in sequential access type LCD driver.

Address as Table 3.14.3is assigned to these registers, and the following chip enable pin becomes active when accesses corresponding address.

And, the area of these address is external area, so /RD,/WR terminal becomes active by external access .

Table 3.14.4 shows the address map in the case of controlling RAM built-in random access type LCD driver.

The explanation part of MMU circuit also explains this. This setup is performed by LCDCTL <MMULCD>.

Table 3.14.3 Memory mapping for built-in RAM sequential access type.

Register	Address		pose access type	Chip enable terminal	A0 terminal
LCDC1L	0FE0H	RAM built-in type	D1BSCP	0	
LCDC1H	0FE1H	driver 1	Display data		1
LCDC2L	0FE2H	RAM built-in type	Instruction	D2BLP	0
LCDC2H	0FE3H	driver 2	Display data		1
LCDC3L	0FE4H	RAM built-in type	Instruction	D3BFR	0
LCDC3H	0FE5H	driver 3	Display data		1
LCDR1L	0FE6H	RAM built-in type	Instruction	DLEBCD	0
LCDR1H	0FE7H	driver 4	Display data		1

Table 3.14.4 Memory mapping for built-in RAM random access type

Address	Purpose Random access type	Chip enable terminal
3C0000H~ 3CFFFFH	RAM built-in type driver 1	D1BSCP
3D0000H~ 3DFFFFH	RAM built-in type driver 2	D2BLP
3E0000H~ 3EFFFFH	RAM built-in type driver 3	D3BFR
3F0000H~ 3FFFFFH	RAM built-in type driver 4	DLEBCD

note1: We call built-in RAM sequential access type LCD driver that use register to access to display-ram without address.(Ex. T6B65A,T6C84 etc: mar/2000)

note2: We call built-in RAM random access type LCD driver that is same method to access to SRAM.(Ex.T6C23,T6K01 etc: mar/2000)

3.14.4 Shift- register type LCD driver control mode (SR mode)

3.14.4.1 Operation

Set the mode of operation, start address of source data save memory, gray-scale level and LCD size to control registers before setting start register.

After set start register LCDC outputs bus release request to CPU and read data from source memory. After that LCDC transmits data of volume of LCD size to external LCD driver through LD bus(LCD personal bus). At this time, control signals (DIBSCP etc.) connected LCD driver output specified waveform synchronizes with data transmission. After finish data transmission, LCDC cancels the bus release request and CPU will re-start.

NOTE: SR mode LCDC, during data reading (during DMA operation), CPU is stopped by internal BUSREQ signal. When using SR mode LCDC, programmer need to care the CPU stop time. For detail, see the Table 3.14.8.

3.14.4.2 Gray-scale mode Indication

Monochrome, 4, 8 and 16 Gray-scale mode can be selected by setting LCDGL<GRAY1: 0>. And when SDRAM mode, you can select the size of SDRAM by setting (LCDMODE)<BULK>.

.

TMP91C820A realize gray scale display by thinning out the frame . Gray scale control palette is defined by 16bit resister (LGnL/H) shown in Table 3.14.5. Palette is selected according to the gray scale level(monochrome,4,8,16gray) for use.(cf. Table 3.14.6). ON/OFF for data of each level (i.e. each density) can modify by 16bit resister (LGnL/H). However each resister of palette has a initial value, it is possible to adjust finely which matches to LCD driver you use and the characteristic of LCD panel.

Table 3.14.5 Gray scale control palette default setting

		D3BFR		1		1				1			<u>t</u>					1
Level Code	Density	Data setting register (Address/ After reset)	bit0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
F	16/16	LGFH/L (04EF-E/FFFFH)				İ												
E	14/16	LGEH/L (04ED-C/FDFDH)																
D	1316	LGDH/L (04EB-A/FDDDH)																
С	12/16	LGCH/L (04E9-8/DDDDH)																
В	11/16	LGBH/L (04E7-6/DDD5H)																
Α	10/16	LGAH/L (04E5-4/D5D5H)																
9	9/16	LG9H/L (04E3-2/D555H)																
8	8/16	LG8H/L (04E1-0/AAAAH)																
7	7/16	LG7H/L (04DF-E/8AAAH)																
6	6/16	LG6H/L (04DD-C/8A8AH)																
5	5/16	LG5H/L (04DB-A/888AH)																
4	4/16	LG4H/L (04D9-8/8888H)																
3	3/16	LG3H/L (04D7-6/8880H)																
2	2/16	LG2H/L (04D5-4/8080H)																
1	1/16	LG1H/L (04D3-2/8000H)																
0	0/16	LG0H/L (04D1-0/0000H)																

: Display On, : Display Off

Table 3.14.6 Gray scale control palette effective registers for each Gray-level

	LG0	LG1	LG2	LG3	LG4	LG5	LG6	LG7	LG8	LG9	LGA	LGB	LGC	LGD	LGE	LGE
	L/H	L/H	L/H	L/H	L/H	L/H	L/H	L/H	L/H	L/H	L/H	L/H	L/H	L/H	L/H	L/H
16 Gray-level																
8 Gray-level		×		×		×		×		×		×		×	×	
4 Gray-level		×	×	×		×	×	×		×	×	×	×	×	×	
mono																

 \times : don't care, : effective.

TOSHIBA

3.14.4.3 Memory mapping

The LCDC can display the LCD panel image which is divided horizontally into 3 parts; upper, middle and lower. Each area calls A, B and C area that has some characteristics showing below.

Start/End address of each area in the physical memory space can be defined in the LCD Start/End address registers (see Table 3.14.2). (C area can be defined only start address.)

A and B areas are programmable visibility and they are set enable or not in LCDMODE register. When A and B area are disable, the C area take over all panel space.

When the size of A or B area is greater than LCD panel, the area of the panel is all C area because the displaying priority is A > B > C. If the A area set to enable while the panel area is defined as all C area (that is A and B area are disable), C area is shifted to under the LCD panel and A area is inserted from the top of the LCD panel .Similarly if the B area set to enable while the panel area is defined as all C area, B area is inserted from the bottom of the C area overlapping.




Figure 3.14.2 Memory mapping from physical memory to LCD panel

Display memory mapping and Panning Function

LCDC can change the panel window if only you change each start address of A, B and C area. A and B area can be vertical panned by changing row address. While C area can be vertical and horizontal panned by changing row and column address.

An important thing is that display data from one line to the next line, cannot be input continuously even if you don't use the panning function. One Row address of display RAM corresponds to 1'st line of display panel. Now display data of 2'nd line cannot be set within the 1'st row address of display RAM even if the necessary data for the size you want to display do not fill the capacity of 1'st row address of display RAM. Adding the one line to display panel is equal to adding one address to row address of display RAM.

And another important thing is, this limitation is also for SRAM as display RAM without address multiplex. When you use SDRAM as display RAM, you can select the size for display RAM capacity of one line. But in case of using SRAM, display RAM capacity of one line is fixed to 512bytes.




Figure 3.14.3 Memory mapping image for SRAM as display RAM

TMP91C820A can select four display scale; monochrome, 4gray, 8gray and 16gray. With the intrinsic property of gray levels, a pixel is decoded in each gray level from different memory size.

A pixel is equal to a bit in memory for monochrome, while a pixel is equal to 2 bits in memory for 4-gray, 3 bits for 8-gray and 4 bits for 16-gray. Therefore when the 4gray mode, column address in the memory needs twice data capacity as large as dots that is displayed in the LCD panel actually showing Figure 3.14.4. Place for display data setting has some differences for each gray scale or sort of memory.




Figure 3.14.4 Memory codes for each gray level in a read cycle (16 bits)

And "px" in above Figure 3.14.4 corresponds to the image of LCD panel as below (Figure 3.14.5).But TMP91C820A outputs data of px0 from PE7(LD7), and data of px7 from PE0(LD0). Therefore PE0(LD0) should be connected to the MSB of LCD driver (e.g.DI7) according to LCD driver you use. Please note that the way TMP91C820A outputs the data differs from LCD controller built in 900/L1 Series of TOSHIBA (e.g. TMP91C815,TMP91C016,TMP91C025 etc.).




Figure 3.14.5 Connection between LCD bus of TMP91C820A and data bus of LCDD


3.14.4.4 Hardware cursor

TMP91C820A has a cursor that is blinking interval, color and size can be specified, and maximum size is 32×32 .

A programmer can control the cursor attributes easily by filling those cursor registers, for example color (white/black), blinking interval time, size and precise pixel location. Its space location is specified by left-up hot point. (see the Figure 3.14.6)

The precise location of the hot point is determined by memory address (LCDCPH,M,L) and bit correction number(LCDCP). For example, however 1 pixel for displaying needs 2 bits of setting data under 4gray mode, you can correct the location of Hot Point every 1 bit by setting pixel number which you want to move in the resister (LCDCP).

Cursor image is showed under the setting A,B,C area are enable, 4gray mode, start address =410004_hex and correction bit (LCDCP)=3_hex in the following figure.






Figure 3.14.6 Cursor hot point position and size

(Note): If panning function is set to enable during hardware cursor displaying ,the cursor moves with the data in the memory. Because TMP91C820A sets the hardware cursor in the memory address .

TOSHIBA TMP91C820A

LCD Cursor Setting Register

LCDCM (04B6H)

	7	6	5	4	3	2	1	0
bit Symbol	CDE	ccs					CBE1	CBE0
Read/Write	R/W	R/W					R/W	R/W
After Reset	0	0					0	0
Function	Cursor 0:off 1:on	Cursor Color 0: White 1:Black						

(note1): The function of cursor blink is effective only when low frequency oscillator is input.

(note2) :The function of cursor blink depends on the low frequency oscillator even if you use timer out "TA3OUT" as LCDCK.

LCD Cursor Width Setting Register

LCDCW (04B7H)

	7	6	5	4	3	2	1	0		
bit Symbol				CW4	CW3	CW2	CW1	CW0		
Read/Write				R/W	R/W	R/W	R/W	R/W		
After reset				0	0	0	0	0		
Function				Cursor width (X size) 00000: 1 dot (MIN) 11111: 32dots (MAX)						

LCD Cursor Height Setting Register

LCDCH (04B8H)

	7	6	5	4	3	2	1	0				
bit Symbol				CH4	CH3	CH2	CH1	CH0				
Read/Write				R/W	R/W	R/W	R/W	R/W				
After reset				0	0	0	0	0				
					Curso	or height (Y	size)					
Function				00000: 1 dot (MIN)								
				11111: 32dots (MAX)								

LCD Cursor Start Address setting register

LCDCPL (04BAH)

	7	6	5	4	3	2	1	0			
bit Symbol	CAP 7	CAP 6	CAP 5	CAP 4	CAP 3	CAP 2	CAP 1	CAP 0			
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
After Reset	0	0	0	0	0	0	0	0			
Function		Setting bit7-0 for cursor start address									

LCD Cursor Start Address setting register

LCDCPM (04BBH)

	7	6	5	4	3	2	1	0			
bit Symbol	CAP 15	CAP 14	CAP 13	CAP 12	CAP 11	CAP 10	CAP 9	CAP 8			
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
After Reset	0	0	0	0	0	0	0	0			
Function		Setting bit15-8 for cursor start address									

LCD Cursor Start Address setting register

LCDCPH (04BCH)

	7	6	5	4	3	2	1	0	
bit Symbol	CAP 23	CAP 22	CAP 21	CAP 20	CAP 19	CAP 18	CAP 17	CAP 16	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
After Reset	0	1	0	0	0	0	0	0	
Function	Setting bit21-16 for cursor start address								

		7	6	5	4	3	2	1	0		
LCDCP	bit Symbol					APB 3	APB 2	APB 1	APB 0		
(04B9H)	Read/Write					R/W					
	After Reset						C)			
	Function					Setting bit3-0 of pixel for correction of Hot Point (for 1-dot correction)					

LCD Cursor Hot Point pixel number (bit correction) Setting Register

In case of monochrome 0000: 0 Pixel correct (SRAM mode) 1111: 15 Pixels correct x100: 4 Pixels correct In case of monochrome x000: 0 Pixel correct (SDRAM mode) and 4gray x101: 5 Pixels correct x001: 1 Pixel correct x010: 2 Pixels correct x110: 6 Pixels correct x011: 3 Pixels correct x111: 7 Pixels correct In case of 8 and 16gray xx00: 0 Pixel correct xx10: 2 Pixels correct xx01: 1 Pixel correct xx11: 3 Pixels correct X : don't care

Here, it is possible to correct the cursor per 1bit from the start address set before. Pixel number should be adjusted in response to the gray mode setting showing above.

For example , When 4gray and 16bit BUS mode, correction should be less than 7 because the smallest pixel is 8 pixels that can set by start address setting. Similarly correction pixel should be less than 15 at monochrome mode , 3 at 8 or 16 gray mode.

(Ex.)When Monochrome mode, correction value is (LCDCP)=011_hex,and cursor size=(8x8)




Figure 3.14.7 The location Hot Point by setting of pixel

TOSHIBA TMP91C820A

3.14.4.5 Frame Signal Settlement

TMP91C820A defines so-called frame period (refresh interval for LCD panel) by the value set in fFP[9:0] . DLEBCD pin outputs pulse every frame period. DLEBFR pin usually outputs the signal inverts polarity every frame period.

And TMP91C820A has a special function that can set the timing of inverting frame polarity irrelevant to above frame frequency for the purpose of preventing the patches of display.

LCD Control Register

LCDCTL (04B3H)

	7	6	5	4	3	2	1	0
bit Symbol	LCDON	ALL0	FRMON	TEST	FP9	MMULCD	FP8	START
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	RW	R/W
After Reset	0	0	0	0	0	0	0	0
Function	/DOFF Port 0: disp off 1: disp on	Setting All column Ports to 0 0: normal 1:All display data '0'	Divided FR mode 0: disable 1: enable	Always "0" write	Setting bit9 for fFP [9:0]	Specify Address Of LCD Driver with Built-in RAM 0: OFF 1: ON	Setting bit8 for fFP [9:0]	Start Control in SR Mode 0:STOP 1:START

LCD fFP Register

LCDFFP (04B4H)

	7	6	5	4	3	2	1	0	
bit Symbol	FP7	FP6	FP5	FP4	FP3	FP2	FP1	FP0	
Read/Write	R/W								
After Reset	0								
Function	Setting bit7-0 for f FP								

Divide FRM Register

LCDDVM (04B1H)

	7	6	5	4	3	2	1	0		
bit Symbol	FMN7	FMN6	FMN5	FMN4	FMN3	FMN2	FMN1	FMN0		
Read/Write	,	R/W								
After Reset		0								
Function		Setting DVM bit7-0								

(1) Settlement of Frame frequency function

Basic Frame period; DLEBCD signal, is made according to the resister $f_{FP}[9:0]$ setting mentioned before. However this $f_{FP}[9:0]$ setting is generally equal to common number, frame period can be corrected by increasing $f_{FP}[9:0]$ with ease. This function cannot correct frame frequency higher than that of Table 3.14.7. If it is necessary to set frame frequency higher or detailed, please refer to (3) Timer Out LCDCK.

The equation can calculate frame period.

Frame period = LCDCK / (D x f_{FP}) [Hz] D: constant for each common(Table 3.14.7)

f_{FP}: setting of f_{FP}[9:0] resister LCDCK: source clock of LCD (low clock is usually selected)

Please select the value of f_{FP} [9:0] as the frame period you want to set in the Table 3.14.7.

(Note) : Please make the value set to f_{FP} [9:0] into the following range.

COM(common number) FR 1024

(EX.1): In the case where frame period is set to 72.10Hz by 240coms.

 $f_{FP} = 240(COM) + 63 = 303 = 12FH$ (by Table 3.14.7)

Therefore, LCDCTL<FP8> = 1 and LCDFFP<FP7: 0> = 2FH are set up.

(2) Frame Invert Adjustment Function

This mode can prevent the deterioration of display (e.g. patches of display).(*Note1) If N is set in (LCDDVM) resister while this function is set to enable in resister (LCDCTL)(<FRMON> "1"), D3BFR pin outputs the signal inverted polarity every (D2BLP x N) timing.

If this function isn't necessary, D3BFR pin outputs the signal inverted polarity every frequency of DLEBCD pin after setting this function disable ((LCDCTL)<FRMON>="0").

And it is no change wave and timing for DLEBCD pin by LCDDVM setting.

(Note1): Effects of this function have some differences as the LCD driver or LCD panel you use actually.

(3) Timer Out LCDCK

LCD source clock (LCDCK) can select low frequency (XT1,XT2 :32.768[KHz]) or timer out (TA3OUT) outputs from internal TMRA23.

(EX.2) : Here indicates the method that frame period is set 70[Hz] by selecting TA3OUT for source clock of LCD .(fc = 6[MHz], 128COM)

The next equation calculates frame period.

Frame period =
$$1 / (t_{LP} x f_{FP})$$
 [Hz]

t_{LP}: The period of D2BLP

Source clock for LCDC defines as XT[Hz] and then this t_{LP} represents

$$t_{LP} = D \, / \, XT$$

D: the value is 3 at 128COM

Therefore if you set the frame period at 70[Hz] under 128 COM,

$$XT = 128 \times 3.5 \times 70$$

= 26880[Hz]

XT should be above value.

In order to make XT=26880[Hz] under fc= 6[MHz]with T1 of timer3,

$$1 / XT = T3 \times 2 \times 8 / fc$$
 [s]

T3: the value of timer resister (TA3REG)

in short,
$$XT = fc / (T3 \times 2 \times 8)$$
 [Hz]

However T3=(TA3REG) is 13.95 after calculate, it is impossible to set the value under a decimal point.

So if (TA3REG) is set 0DH, XT = 28846 [Hz]. And because of D=3,

Frame period =
$$28846 / (128 \times 3)$$

$$= 75.12 [Hz]$$

Further if fFP is 136(COM+8) with correction,

Frame period =
$$28846 / (136 \times 3)$$

$$= 70.70...[Hz]$$

(Reference): To maintain quality for display, please refer to following value for each gray scale.

(You have to use settlement of frame frequency function , frame invert adjustment function and timer out LCDCK .)

Monochrome : Frame period =70[Hz]

4/8/16 gray : Frame period = 140[Hz]




Figure 3.14.8 Timing diagram for SR mode




Figure 3.14.9 Timing diagram for SR mode (detail)

D3BFR waveform (in case of 240-row+63 (FFP) and LCDDVM<FMN7:0>=0B_hex)




Figure 3.14.10 D2BLP and D3BFR waveform

Table 3.14.7 f_{FP} table for each common number.(1/2)

D	3	2.5	2	1.5	1.5	1	1
COM	128	160	200	240	320	400	480
COM+0	85.33	81.92	81.92	91.02	68.27	81.92	68.27
COM+1	84.67	81.41	81.51	90.64	68.05	81.72	68.12
COM+2	84.02	80.91	81.11	90.27	67.84	81.51	67.98
COM+3	83.38	80.41	80.71	89.90	67.63	81.31	67.84
COM+4	82.75	79.92	80.31	89.53	67.42	81.11	67.70
COM+5	82.13	79.44	79.92	89.16	67.22	80.91	67.56
COM+6	81.51	78.96	79.53	88.80	67.01	80.71	67.42
COM+7	80.91	78.49	79.15	88.44	66.81	80.51	67.29
COM+8	80.31	78.02	78.77	88.09	66.60	80.31	67.15
COM+9	79.73	77.56	78.39	87.73	66.40	80.12	67.01
COM+10	79.15	77.10	78.02	87.38	66.20	79.92	66.87
COM+11	78.58	76.65	77.65	87.03	66.00	79.73	66.74
COM+12	78.02	76.20	77.28	86.69	65.80	79.53	66.60
COM+13	77.47	75.76	76.92	86.35	65.60	79.34	66.47
COM+14	76.92	75.33	76.56	86.01	65.41	79.15	66.33
COM+15	76.38	74.90	76.20	85.67	65.21	78.96	66.20
COM+16	75.85	74.47	75.85	85.33	65.02	78.77	66.06
COM+17	75.33	74.05	75.50	85.00	64.82	78.58	65.93
COM+18	74.81	73.64	75.16	84.67	64.63	78.39	65.80
COM+19	74.30	73.22	74.81	84.34	64.44	78.21	65.67
COM+20	73.80	72.82	74.47	84.02	64.25	78.02	65.54
COM+21	73.31	72.42	74.14	83.70	64.06	77.83	65.41
COM+22	72.82	72.02	73.80	83.38	63.88	77.65	65.27
COM+23	72.34	71.62	73.47	83.06	63.69	77.47	65.15
COM+24	71.86	71.23	73.14	82.75	63.50	77.28	65.02
COM+25	71.39	70.85	72.82	82.44	63.32	77.10	64.89
COM+26	70.93	70.47	72.50	82.13	63.14	76.92	64.76
COM+27	70.47	70.09	72.18	81.82	62.95	76.74	64.63
COM+28	70.02	69.72	71.86	81.51	62.77	76.56	64.50
COM+29	69.57	69.35	71.55	81.21	62.59	76.38	64.38
COM+30	69.13	68.99	71.23	80.91	62.42	76.20	64.25
COM+31	68.70	68.62	70.93	80.61	62.24	76.03	64.13
COM+32	68.27	68.27	70.62	80.31	62.06	75.85	64.00
COM+33	67.84	67.91	70.32	80.02	61.88	75.68	63.88
COM+34	67.42	67.56	70.02	79.73	61.71	75.50	63.75
COM+35	67.01	67.22	69.72	79.44	61.54	75.33	63.63
COM+36	66.60	66.87	69.42	79.15	61.36	75.16	63.50
COM+37	66.20	66.53	69.13	78.86	61.19	74.98	63.38
COM+38	65.80	66.20	68.84	78.58	61.02	74.81	63.26
COM+39	65.41	65.87	68.55	78.30	60.85	74.64	63.14
COM+40	65.02	65.54	68.27	78.02	60.68	74.47	63.02
COM+41	64.63	65.21	67.98	77.74	60.51	74.30	62.89
COM+42	64.25	64.89	67.70	77.47	60.35	74.14	62.77
COM+43	63.88 63.50	64.57	67.42	77.19	60.18	73.97	62.65
COM+44		64.25	67.15	76.92 76.65	60.01	73.80	62.53
COM+45 COM+46	63.14	63.94 63.63	66.87	76.65 76.38	59.85	73.64 73.47	62.42 62.30
COM+46 COM+47	62.77	63.32	66.60		59.69 59.52	73.47	
	62.42		66.33	76.12			62.18
COM+48	62.06	63.02	66.06	75.85 75.50	59.36	73.14	62.06
COM+49	61.71	62.71	65.80	75.59 75.33	59.20	72.98	61.94
COM+50	61.36	62.42	65.54	75.33	59.04	72.82	61.83
COM+51	61.02	62.12	65.27	75.07	58.88	72.66	61.71

D	3	2.5	2	1.5	1.5	1	1
COM	128	160	200	240	320	400	480
COM+52	60.68	61.83	65.02	74.81	58.72	72.50	61.59
COM+53	60.35	61.54	64.76	74.56	58.57	72.34	61.48
COM+54	60.01	61.25	64.50	74.30	58.41	72.18	61.36
COM+55	59.69	60.96	64.25	74.05	58.25	72.02	61.25
COM+56	59.36	60.68	64.00	73.80	58.10	71.86	61.13
COM+57	59.04	60.40	63.75	73.55	57.95	71.70	61.02
COM+58	58.72	60.12	63.50	73.31	57.79	71.55	60.91
COM+59	58.41	59.85	63.26	73.06	57.64	71.39	60.79
COM+60	58.10	59.58	63.02	72.82	57.49	71.23	60.68
COM+61	57.79	59.31	62.77	72.58	57.34	71.08	60.57
COM+62	57.49	59.04	62.53	72.34	57.19	70.93	60.46
COM+63	57.19	58.78	62.30	72.10	57.04	70.77	60.35
COM+64	56.89	58.51	62.06	71.86	56.89	70.62	60.24
COM+65	56.59	58.25	61.83	71.62	56.74	70.47	60.12
COM+66	56.30	58.00	61.59	71.39	56.59	70.32	60.01
COM+67	56.01	57.74	61.36	71.16	56.45	70.17	59.90
COM+68	55.73	57.49	61.13	70.93	56.30	70.02	59.80
COM+69	55.45	57.24	60.91	70.70	56.16	69.87	59.69
COM+70	55.16	56.99	60.68	70.47	56.01	69.72	59.58
COM+71	54.89	56.74	60.46	70.24	55.87	69.57	59.47
COM+72	54.61	56.50	60.24	70.02	55.73	69.42	59.36
COM+73	54.34	56.25	60.01	69.79	55.59	69.28	59.25
COM+74	54.07	56.01	59.80	69.57	55.45	69.13	59.15
COM+75	53.81	55.78	59.58	69.35	55.30	68.99	59.04
COM+76	53.54	55.54	59.36	69.13	55.16	68.84	58.94
COM+77	53.28	55.30	59.15	68.91	55.03	68.70	58.83
COM+78	53.02	55.07	58.94	68.70	54.89	68.55	58.72
COM+79	52.77	54.84	58.72	68.48	54.75	68.41	58.62
COM+80	52.51	54.61	58.51	68.27	54.61	68.27	58.51

(note) : The above value is at fs=32[kHz].

Table 3.14.8Performance listing for each segment and common number

64Mbit SDRAM/BURST 4GRAY

		COM	128	160	200	240	320	400	480	
	D		3	2.5	2	1.5	1.5	1	1	Unit
SEG	t_{LP}		91.6	76.3	61.0	45.8	45.8	30.5	30.5	uS
128	t _{STOP}		1.3	1.3	1.3	1.3	1.3	1.3	1.3	uS
	rate		1.4	1.7	2.2	2.9	2.9	4.3	4.3	%
160	t _{STOP}		1.6	1.6	1.6	1.6	1.6	1.6	1.6	uS
	rate		1.7	2.1	2.7	3.5	3.5	5.3	5.3	%
240	t _{STOP}		2.1	2.1	2.1	2.1	2.1	2.1	2.1	uS
	rate		2.3	2.8	3.5	4.6	4.6	6.9	6.9	%
320	t _{STOP}		2.6	2.6	2.6	2.6	2.6	2.6	2.6	uS
	rate		2.9	3.4	4.3	5.7	5.7	8.3	8.3	%
400	t _{STOP}		3.2	3.2	3.2	3.2	3.2	3.2	3.2	uS
	rate		3.5	4.2	5.3	7.0	7.0	10.5	10.5	%
480	t _{STOP}		3.7	3.7	3.7	3.7	3.7	3.7	3.7	uS
	rate		4.1	4.9	6.1	8.1	8.1	12.2	12.2	%
560	t _{STOP}		4.3	4.3	4.3	4.3	4.3	4.3	4.3	uS
	rate		4.7	5.7	7.1	9.4	9.4	14.1	14.1	%
640	t _{STOP}		4.8	4.8	4.8	4.8	4.8	4.8	4.8	uS
	rate		5.3	6.3	7.9	10.5	10.5	15.8	15.8	%

64Mbit SDRAM/BURST 8GRAY / 16GRAY

		COM	128	160	200	240	320	400	480	
	D		3	2.5	2	1.5	1.5	1	1	Unit
SEG	t_{LP}		91.6	76.3	61.0	45.8	45.8	30.5	30.5	uS
128	t _{STOP}		2.2	2.2	2.2	2.2	2.2	2.2	2.2	uS
	rate		2.5	2.9	3.7	4.9	4.9	7.3	7.3	%
160	t _{STOP}		2.6	2.6	2.6	2.6	2.6	2.6	2.6	uS
	rate		2.9	3.5	4.3	5.7	5.7	8.3	8.3	%
240	t _{STOP}		3.7	3.7	3.7	3.7	3.7	3.7	3.7	uS
	rate		4.1	4.9	6.1	8.1	8.1	12.2	12.2	%
320	t _{STOP}		4.8	4.8	4.8	4.8	4.8	4.8	4.8	uS
	rate		5.3	6.3	7.9	10.5	10.5	15.8	15.8	%
400	t _{STOP}		5.8	5.8	5.8	5.8	5.8	5.8	5.8	uS
	rate		6.4	7.7	9.6	12.7	12.7	19.1	19.1	%
480	t _{STOP}		6.9	6.9	6.9	6.9	6.9	6.9	6.9	uS
	rate		7.6	9.1	11.4	15.1	15.1	22.7	22.7	%
560	t _{STOP}		8.0	8.0	8.0	8.0	8.0	8.0	8.0	uS
	rate		8.8	10.5	13.2	17.5	17.5	26.3	26.3	%
640	t _{STOP}		9.1	9.1	9.1	9.1	9.1	9.1	9.1	uS
	rate		10.0	12.0	15.0	20.0	20.0	30.0	30.0	%

		COM	128	160	200	240	320	400	480	
	D		3	2.5	2	1.5	1.5	1	1	Unit
SEG	t_{LP}		91.6	76.3	61.0	45.8	45.8	30.5	30.5	uS
128	t_{STOP}		0.9	0.9	0.9	0.9	0.9	0.9	0.9	uS
	rate		0.99	1.2	1.5	2.0	2.0	3.0	3.0	%
160	t_{STOP}		1.1	1.1	1.1	1.1	1.1	1.1	1.1	uS
	rate		1.2	1.5	1.9	2.5	2.5	3.7	3.7	%
240	t_{STOP}		1.7	1.7	1.7	1.7	1.7	1.7	1.7	uS
	rate		1.9	2.3	2.8	3.8	3.8	5.6	5.6	%
320	t_{STOP}		2.2	2.2	2.2	2.2	2.2	2.2	2.2	uS
	rate		2.5	2.9	3.7	4.9	4.9	7.3	7.3	%
400	t_{STOP}		2.8	2.8	2.8	2.8	2.8	2.8	2.8	uS
	rate		3.1	3.7	4.6	6.2	6.2	9.2	9.2	%
480	t_{STOP}		3.3	3.3	3.3	3.3	3.3	3.3	3.3	uS
	rate		3.7	4.4	5.5	7.3	7.3	10.9	10.9	%
560	tstop		3.9	3.9	3.9	3.9	3.9	3.9	3.9	uS
	rate		4.3	5.2	6.4	8.6	8.6	12.8	12.8	%
640	tstop		4.4	4.4	4.4	4.4	4.4	4.4	4.4	uS
	rate		4.9	5.8	7.3	9.7	9.7	14.5	14.5	%

SRAM 4GRAY

		COM	128	160	200	240	320	400	480	
	D		3	2.5	2	1.5	1.5	1	1	Unit
SEG	t_{LP}		91.6	76.3	61.0	45.8	45.8	30.5	30.5	uS
128	t_{STOP}		1.8	1.8	1.8	1.8	1.8	1.8	1.8	uS
	rate		2.0	2.4	3.0	4.0	4.0	6.0	6.0	%
160	tstop		2.2	2.2	2.2	2.2	2.2	2.2	2.2	uS
	rate		2.5	2.9	3.7	4.9	4.9	7.3	7.3	%
240	tstop		3.3	3.3	3.3	3.3	3.3	3.3	3.3	uS
	rate		3.7	4.4	5.5	7.3	7.3	10.9	10.9	%
320	tstop		4.4	4.4	4.4	4.4	4.4	4.4	4.4	uS
	rate		4.9	5.8	7.3	9.7	9.7	14.5	14.5	%
400	t _{STOP}		5.5	5.5	5.5	5.5	5.5	5.5	5.5	uS
	rate		6.1	7.3	9.1	12.1	12.1	18.1	18.1	%
480	t _{STOP}		6.6	6.6	6.6	6.6	6.6	6.6	6.6	uS
	rate		7.3	8.7	10.9	14.5	14.5	21.7	21.7	%
560	t _{STOP}		7.7	7.7	7.7	7.7	7.7	7.7	7.7	uS
	rate		8.5	10.1	12.7	16.9	16.9	25.3	25.3	%
640	t _{STOP}		8.8	8.8	8.8	8.8	8.8	8.8	8.8	uS
	rate		9.7	11.6	14.5	19.3	19.3	28.9	28.9	%

SRAM 8GRAY/16GRAY

		COM	128	160	200	240	320	400	480	
	D		3	2.5	2	1.5	1.5	1	1	Unit
SEG	t_{LP}		91.6	76.3	61.0	45.8	45.8	30.5	30.5	uS
128	t _{STOP}		3.6	3.6	3.6	3.6	3.6	3.6	3.6	uS
	rate		4.0	4.8	6.0	7.9	7.9	11.9	110.9	%
160	t _{STOP}		4.4	4.4	4.4	4.4	4.4	4.4	4.4	uS
	rate		4.9	5.8	7.3	9.7	9.7	14.5	14.5	%
240	t _{STOP}		6.6	6.6	6.6	6.6	6.6	6.6	6.6	uS
	rate		7.3	8.7	10.9	14.5	14.5	21.7	21.7	%
320	t _{STOP}		8.8	8.8	8.8	8.8	8.8	8.8	8.8	uS
	rate		9.7	11.6	14.5	19.3	19.3	28.9	28.9	%
400	tstop		11.0	11.0	11.0	11.0	11.0	11.0	11.0	uS
	rate		12.1	14.5	18.1	24.1	24.1	36.1	36.1	%
480	t _{STOP}		13.2	13.2	13.2	13.2	13.2	13.2	13.2	uS
	rate		14.5	17.4	21.7	28.9	28.9	43.3	43.3	%
560	t _{STOP}		15.4	15.4	15.4	15.4	15.4	15.4	15.4	uS
	rate		16.9	20.2	25.3	33.7	33.7	50.1	50.1	%
640	t _{STOP}		17.6	17.6	17.6	17.6	17.6	17.6	17.6	uS
	rate		19.3	23.1	28.9	38.5	38.5	57.8	57.8	%

over 50%

表 3.14.9 Possible panel size of panning

64Mbit SDRAM/BURST

horizontal	SEG	128	160	240	320	400	480	560	640	
MONOCHROME		16.0	12.8	8.5	6.2	5.1	4.3	3.7	3.2	panels
4GRAY		16.0	12.8	8.5	6.4	5.1	4.3	3.7	3.2	panels
8GRAY		8.0	6.4	4.3	3.2	2.6	2.1	1.8	1.6	panels
16GRAY		8.0	6.4	4.3	3.2	2.6	2.1	1.8	1.6	panels

vertical COM 128 160 200 240 320 400 480 20.5 32.0 25.6 17.1 12.8 10.2 8.5 panels

128Mbit SDRAM/BURST

horizontal	SEG	128	160	240	320	400	480	560	640	
MONOCHROME		32.0	25.6	17.1	12.8	10.2	8.5	7.3	6.4	panels
4GRAY		32.0	25.6	17.1	12.8	10.2	8.5	7.3	6.4	panels
8GRAY		16.0	12.8	8.5	6.4	5.1	4.3	3.7	3.2	panels
16GRAY		16.0	12.8	8.5	6.4	5.1	4.3	3.7	3.2	panels

vertical COM 128 160 200 240 320 400 480 32.0 25.6 20.5 17.1 12.8 10.2 8.5 panels

SRAM

horizontal	SEG	128	160	240	320	400	480	560	640	
MONOCHROME		32.0	25.6	17.1	12.8	10.2	8.5	7.3	6.4	panels
4GRAY		16.0	12.8	8.5	6.4	5.1	4.3	3.7	3.2	panels
8GRAY		8.0	6.4	4.3	3.2	2.6	2.1	1.8	1.6	panels
16GRAY		8.0	6.4	4.3	3.2	2.6	2.1	1.8	1.6	panels

 COM
 128
 160
 200
 240
 320
 400
 480

 vertical
 32.0
 25.6
 20.5
 17.1
 12.8
 10.2
 8.5
 panels

(NOTE1) The value of the Table 3.14.8 is at f_{FPH} = $36 [MHz]. \label{eq:fight}$

(NOTE2) CPU stop time ; t_{STOP} (in the Figure 3.14.11) is the time which CPU reads the memory of transferring with 0 WAIT.

(NOTE3) The following equation can calculate t_{LP} listed below.

$$t_{LP} = D / 32768 [sec]$$

(ex) If the row is 240 and D = 1.5 by the above table

$$t_{LP} = 1.5 / 32768 = 45.8 \text{ [us]}$$




Figure 3.14.11 Stop time and BUS occupation rate of CPU

3.14.4.6 Timing Charts of Interpreting Memory Codes

TMP91C820A supports different memory accessing. They are SRAM with waits, SDRAM burst modes, and the size of SDRAM is 64 or 128Mbits. The access signals for the LCD panel are shown in Figure 3.14.12. To catch low speed LCD drivers, 3 types of SCP rates(fsys/2,fsys/4, and fsys/8) can be selected. The output data (LD7-LD0) will be issued from the built-in FIFO at the rising edge of D1BSCP when the FIFO is no-empty. The work of the FIFO is illustrated in Figure 3.14.13, where the buffer size 80 bytes. The FIFO latches BaseLD7-LD0 signal at the falling edge of BaseSCP which is shown in Figure 3.14.14 and Figure 3.14.15 for SRAM and SDRAM modes respectively. The FIFO is always reset to the empty state by the rising edge of D2BLP. In Base SCP mode (i.e. for SCPW1,0=00), D1BCP is equal to BaseSCP, LD7-LD0 equal to BaseLD7-LD0 and no FIFO used. Generally, the data input rate of FIFO should be greater than the output one.

To make FIFO work correctly, the following condition have to be satisfied by setting SFR properly.

$$(\text{SegNum/8+1}) \times \text{tcw} + 24 \times t_{\text{FPH}} < t_{\text{LP}} + t_{\text{LPH}}$$

Here, SegNum is the Segment Number, and tew D1BSCP Clock cycle width. Referring Figure 3.14.16, we can know this relation means that the last LD7-LD0 data must be generated before the rising edge of D2BLP.

For example, in case of f_{FPH} = 36MHz, XT=32kHz, 4 gray, 240 com, 640 seg, and SDRAM burst mode, the following table can be obtained, which tells user that 8 clock mode is impossible and base,2,4 clock modes can be used.

SCPW	D1BSCP Rate (MHz)	tcw (ns)	(SegNum/8+1)×tcw +24×t _{FPH} (ns)	t_{LP} - t_{LPH} (ns)	Judgment
Base	18	55.6	5166.1	31250	OK
2clk	9	111.2	9674.4	31250	OK
4clk	4.5	222.4	18681.6	31250	OK
8clk	2.25	444.8	36696	31250	NG

(note): The speed of BaseSCP mode is equal to 2clk mode in the 8/16GRAY mode.





Figure 3.14.12 Timing diagram for the LCD panel access signals



Note: D1BCP=BaseSCP and LD7-LD0=BaseLD7-LD0 in Base SCP mode (i.e. for SCPW[1:0] =00)

Figure 3.14.13 Timing diagram for FIFO




Figure 3.14.14 Timing diagram for SRAM mode with base SCP





Figure 3.14.15 Timing diagram for SDRAM BURST mode with base SCP




Note: 1. $4t_{\text{FPH}}$ Tbufdly $t_{\text{C}} + 2t_{\text{FPH}}$

2. Thas dly is about 11 times as long as fsys period (22 $\,t_{\text{FPH}}$).

Figure 3.14.16 Timing diagram for maximum FIFO delay time .

3.14.4.7 Interface Examples at SR Mode



(Note1): Display memory should be 16bit bus.

(Note2): Other circuit is necessary for LCD drive power supply for LCD driver display.

Figure 3.14.17 Interface example for shift register type LCD driver

[Note] Because the connection between the line of display RAM data and output bus:LD0:7 is just the mirror reverse, please care of connection. The data LSB of display RAM is output from LD7. In the above figure, LD0 should be connected to DI7 of LCD driver, and LD1 to DI6. For detail information, please refer to Figure 3.14.5.




Figure 3.14.18 Display reference below sample program

3.14.4.8 Sample Program

Setting example:

In case of use 240SEG × 240COM, 4-level gray scale display, 64Mbit SDRAM.

This sample program operate correctly, LCD panel shows Figure 3.14.18 display.

```
;**** SDRAM SET ****
          ld
                                         ; Add-MUX Enable, 64Mbit select
                    (sdacr),2bh
          ld
                    (sdrcr),01h
                                         ; interval refresh
;**** GLCDC SET ****
         ld
                    (lcdmode),17h
                                         ;A/B area off, SDRAM 64Mbit, SR-type
                                         ;SCP width 2-clock
          ld
                    (lcddvm),11
                                         ;11-count DVM set
         ld
                    (lcdsize),32h
                                         ;COM=240,SEG=240
         ld
                    (lcdctl), 20h
                                         ;divide frame ON, display-off
         ld
                    (lcdffp),240
                                         ;frame frequency correction (91Hz)
         ld
                    (lcdgl),01h
                                         ;4-level gray
          ld
                    (lcdcm),0c1h
                                         ;Cursor ON, Black, 2Hz blink
         ld
                    (lcdcw),19
                                         ; Width = 20 \text{ dot}
          ld
                                         ;Height = 20 dot
                    (lcdch),19
         ld
                    (lcdcp),00h
                                         ;Pixel = 0
         ld
                    (lcdcpl),00h
                                         ;Cursor position
         ld
                    (lcdcpm),00h
                                         ;Cursor Address
         ld
                    (lcdcph),40h
                                         ;Cursor Address
          ld
                    (lsarch),40h
                                         ;C_area start address
         ld
                    (lsarcm),00h
                                         ;C_area start address
          ld
                    (lsarcl),00h
                                         ;C_area start address
;***** 0/4 data write 60 ROW *****
          ld
                    xix,400000h
          ld
                     wa,0000h
                                         ;write data 0-level data (000000000000000b)
loop1:
          ld
                    (xix),wa
          inc
                    2.xix
          ср
                    xix,407800h
                                         ;400000h-407800h:60 ROW(dot)
          jr
                    nz,loop1
;***** 2/4 data write 60 ROW *****
          ld
                    xix,407800h
          ld
                     wa,05555h
                                         ;write data 1-level data (0101010101010101b)
loop2:
          ld
                    (xix),wa
          inc
                    2,xix
                    xix,40F000h
                                         ;407800h-40F000h:60 ROW(dot)
          ср
          jr
                    nz,loop2
;***** 3/4 data write 60 ROW *****
          ld
                    xix,40F000h
          ld
                     wa,0aaaah
                                         ;write data 2-level data (1010101010101010b)
loop3:
          ld
                    (xix),wa
                    2,xix
          inc
          ср
                    xix,416800h
                                         ;40F000h-416800h:60 ROW(dot)
          jr
                    nz,loop3
;**** 4/4 data write 60 ROW *****
          ld
                    xix,416800h
```

	ld	wa,0ffffh	;write data 3-level data (1111111111111111)
loop4:	ld	(xix),wa	;
	inc	2,xix	;
	cp	xix,41e000h	;416800h-41e000h:60 ROW(dot)
	jr	nz,loop4	;
;**** 4	-level gray	palette pattern set **	****
	ld	(lg0l),00h	;0/4 gray scale palette 0000b
	ld	(lg11),05h	;2/4 gray scale palette 0101b
	ld	(lg2l),0eh	;3/4 gray scale palette 1110b
	ld	(lg31),0fh	;4/4 gray scale palette 1111b
;***** [DMA, DIS	PLAY-ON start *****	
	ld	(lcdctl),0a1h	;Display on, divide on

TOSHIBA

3.14.5 RAM built-in type LCD driver control mode (RAM mode)

3.14.5.1 Operation

Data transmission to LCD driver is executed by move instruction of CPU.

After setting mode of operation to control register, when move instruction of CPU is executed LCDC outputs chip select signal to LCD driver connected to the outside from control pin (D1BSCP etc.). Therefore control of data transmission numbers corresponding to LCD size is controlled by instruction of CPU. There are 2 kinds of address of LCD driver in this case, and which is chosen determines by LCDCTL <MMULCD> register.

It corresponds to LCD driver which has every 1 byte of instruction register and display data register in LCD driver at the time of <MMULCD> ="0." Please make the transmission place address at this time into either of FE0H-FE7F. (SEQUENTIAL ACCESS TYPE: see the Table 3.14.3)

It corresponds to address direct writing type LCD driver at the time of <MMULCD> ="1."

The transmission place address at this time can also assign the memory area of 3C0000H - 3FFFFF to four area for every 64 K bytes. (RANDOM ACCESS TYPE: see the Table 3.14.4)





Figure 3.14. 19 Example of access timing for RAM built-in type LCD driver (Wait=0)

3.14.5.2 Interface Examples at Internal RAM Mode



(Note) Other circuit is necessary for LCD drive power supply for LCD driver display.

Figure 3.14.20 Interface example for RAM built-in type sequential access type LCD DRIVER

3.14.5.3 Sample Program

Setting example: In case of use 80SEG X 65COM LCD driver.

Assign external column driver to LCDC1 and row driver to LCDC4.

This example used LD instruction in setting of instruction and used burst function of micro DMA by soft start in setting of display data.

In case of store 650 bytes transfer data to LCD driver.

```
; **** Setting external terminal ****
                    (pdcr),19h
                                       ; /CE for LCDC1:D1BSCP,
                                        ; /LE for LCDL1:DLEBCD,
                                       ; Setting for /DOFF
; ***** Setting for LCDC *****
          ld
                    (lcdmode),00h
                                       ; Select RAM mode
                                       ; MMULCD=0 (sequential access mode)
          ld
                    (lcdctl),00h
; ***** Setting for mode of LCDC0/LCDR0 *****
                                       ; Setting instruction for LCDC1
          ld
                    (lcdc11),xx
          ld
                    (lcdc4l),xx
                                       ; Setting instruction for LCDC4
;**** Setting for micro DMA and INTTC(ch0) *****
          ld
                    a,08h
                                        ; Source address INC mode
                    dmam0,a
         ldc
                    wa,650
                                       ; count=650
          ld
         ldc
                    dmac0,wa
          ld
                    xwa,1000h
                                        : Source address=1000H
                    dmas0,xwa
          ldc
                    xwa,0fe1h
                                        ;Destination address=FE1H(LCDC0H)
          ld
          ldc
                    dmad0,xwa
                                       ; INTTC0 level=6
          ld
                    (intetc01),06H
          ei
          ld
                    (dmab),01h
                                        ; Burst mode
          ld
                    (dmar),01h
                                        ; Soft start
```

3.15 Melody / Alarm generator(MLD)

TMP91C820A incorporates melody function and alarm function, both of which are output from the MLDALM pin. Five kind of fixed cycles INTERRUPT is generate by using 15bit counter, which is used for alarm generator.

Features are as follows.

Melody generator

The Melody function generates signals of any frequency (4Hz- 5461Hz) based on low-speed clock (32.768KHz) and outputs the signals from the MLDALM pin.

By connecting a loud speaker outside, Melody tone can easily sound.

Alarm generator

The Alarm function generates eight kinds of alarm waveform having a modulation frequency (4096Hz) determined by the low-speed clock (32.768KHz). And this waveform is able to invert by setting a value to a register.

By connecting a loud speaker outside, Alarm tone can easily sound.

Five kind of fixed cycles (1Hz, 2Hz, 64Hz, 512Hz, 8KHz) INTERRUPT be generated by using a counter which is used for alarm generator.

Special mode

It is assigned <TA3LCDE> at bit0 and <TA3MLDE> at bit1, of EMCCR4 register (00E7hex). These bits are used when you want to operate LCDD and MELODY circuit without low frequency clock (XTIN,XTOUT). After reset these two bits set to '0' and low clock is supplied each LCDD and MELODY circuit. If you write these bits to '1', TA3OUT (generate by timer3) is supplied each LCDD and MELODY circuit. In this case, you should set 32KHz timer3 frequency. For detail, look AC specification characteristics.

This section is constituted as follows.

- 3.15.1 Block diagram
- 3.15.2 Control registers
- 3.15.3 Actuating exposition 3.10.3.1 melody generator
- 3.15.3.2 Alarm generator

3.15.1 Block Diagram




Figure 3.15.1 MLD Block Diagram

3.15.2 Control registers

ALM R register

ALM (0330H)

	7	6	5	4	3	2	1	0		
bit Symbol	AL8	AL7	AL6	AL5	AL4	AL3	AL2	AL1		
Read/Write	R/W									
After reset		0								
Function		Setting alarm pattern								

MLDALMC register

MELALMC (0331H)

	7	6	5	4	3	2	1	0
bit Symbol	FC1	FC0	ALMINV					MELALM
Read/Write	R/W		R/W					R/W
After reset	0		0					0
Function	Free-run co 00: Hold 01: Restart 10: Clear 11: Clear &	unter control	Alarm Wavefor m invert 1:INVERT		Write	÷"0"		Output Waveform select 0: Alarm 1: Melody

(Note1) MELALMEC<FC1> is read always "0".

(Note2) When setting MELALMC register except <FC1:0> during the free-run counter is running , <FC1:0> is kept "01".

MELFL register

MELFL (0332H)

	7	6	5	4	3	2	1	0			
bit Symbol	ML7	ML6	ML5	ML4	ML3	ML2	ML1	ML0			
Read/Write		RW									
After reset		0									
Function		Setting melody frequency (lower 8bit)									

MELFH register

MELFH (0333H)

	7	6	5	4	3	2	1	0		
bit Symbol	MELON				ML11	ML10	ML9	ML8		
Read/Write	R/W				R/W					
After reset	0				0					
Function	Control melody counter 0: Stop & Clear 1: Start				Setting melody frequency(upper 4bit)					

ALMINT register

ALMINT (0334H)

	7	6	5	4	3	2	1	0	
bit Symbol				IALM4E	IALM3E	IALM2E	IALM1E	IALM0E	
Read/Write						R/W			
After reset				0					
Function		Write "0"		1:Interrupt enable for INTALM4 ~ INTALM0					

3.15.3 Operational Description

3.15.3.1 Melody generator

The Melody function generates signals of any frequency (4Hz- 5461Hz) based on low-speed clock (32.768KHz) and outputs the signals from the MLDALM pin.

By connecting a loud speaker outside, Melody tone can easily sound.

(Operation)

At first, MELALMC<MELALM> have to be set as 1 in order to select melody waveform as output waveform from MLDALM. Then melody output frequency has to be set to 12-bit register MELFH, MELFL.

Followings are setting example and calculation of melody output frequency.

(Formula for calculating of melody waveform frequency)

@fs = 32.768[kHz]

melody output waveform $fMLD[Hz] = 32768 / (2 \times N+4)$

setting value for melody N = (16384 / fMLD) - 2

(notice: $N=1 \sim 4095(001H \sim FFFH)$, 0 is not acceptable)

(Example program)

In case of outputting "A" musical scale (440Hz)

LD (MELALMC), --XXXXX1B ; select melody waveform

LD (MELFL), 23H ; N = 16384/440 - 2 = 35.2 = 023H

LD (MELFH), 80H ; start to generate waveform

(Refer: Basic musical scale setting table)

scale	Frequency	Register
	[Hz]	Value:N
С	264	03CH
D	297	035H
Е	330	030H
F	352	02DH
G	396	027H
A	440	023H
В	495	01FH
С	528	01DH

3.15.3.2 Alarm generator

The Alarm function generates eight kinds of alarm waveform having a modulation frequency 4096Hz determined by the low-speed clock (32.768KHz). And this waveform is reversible by setting a value to a register.

By connecting a loud speaker outside, Alarm tone can easily sound.

Five kind of fixed cycles (1Hz, 2Hz, 64Hz, 512Hz, 8KHz) INTERRUPT be generate by using a counter which is used for alarm generator.

(Operation)

At first, MELALMC<MELALM> have to be set as 0 in order to select alarm waveform as output waveform from MLDALM. Then alarm pattern has to be set on 8-bit register of ALM. Finally "10" be set on MLDALMC<AC1: 0> register, and <ALMINV> be set as invert. By setting these values, counter start to generate alarm waveform.

Followings are example program, setting value of alarm pattern and waveform of each setting value.

(Setting value of alarm pattern)

Setting value for ALM register	Alarm waveform
00H	"0" fixed
01H	AL1 pattern
02H	AL2 pattern
04H	AL3 pattern
08H	AL4 pattern
10H	AL5 pattern
20H	AL6pattern
40H	AL7 pattern
80H	AL8 pattern
Other	Undefined
	(do not set)

(Example program)


In case of outputting AL2 pattern (31.25ms/8 times/1sec)

LD (MELALMC), C0H ; set output alarm waveform

; Free-run counter start

LD (ALM), 02H ; set AL2 pattern, start

Example: Waveform of alarm pattern for each setting value: not invert)



3.16 SDRAM Controller(SDRAMC)

TMP91C820A includes SDRAM controller which supports SDRAM access by CPU/LCDC. The features are as follows.

(1) Support SDRAM

16M/64M/128Mbit SDRAM(× 16bits × 2/4Banks)

(2) Automatic Initialize Function

- · All Bank Pre -charge Command Generate
- · Mode Register Set Generate
- 8 times Auto Refresh

(3) Access Mode

	CPU Access	LCDC Access
Burst Length	1word	Full Page
Addressing Mode	Sequential	Sequentia1
CAS Latency(clock)	2	2
Write Mode	Single Write	Single Write

(4) Access Cycle

· CPU Access (Read/Write)

Read Cycle : 4state(296ns @27MHz) Write Cycle : 3state(222ns @27MHz)

Access Data Width: 8bit/16bit

• LCDC Burst Access (Read only)

Read Cycle : 1state(74ns @27MHz)
Over head : 4state(296ns @27MHz)

Access Data Width: 16bit only

(5) Refresh Cycle Auto Generate

- · Auto Refresh is generated during another area access.
- · Refresh interval is programmable.
- · Self Refresh is supported

(Notes)

- · Display data has to set from the head of each page.
- · Program is not operated on SDRAM.
- Condition of SDRAM area is set by CS1 setting of CHIP SELECT CONTROLLER.
- Set CS1's WAIT setting to 0-wait.

3.16.1 Control Registers

Figure 3.16.1(1) shows the SDRAMC control registers. Setting these registers controls the operation of SDRAMC.

SDACR (04F0H)

bit Symbol	SDINI	SWRC	SBM1	SBM0	SMUXE	SMUXW1	SMUXW0	SMAC
Read/Write	R/W	R/W	R/W		R/W	R/W		R/W
After reset	0	0	1	0	0	0	0	0
	Auto initialize	Write Recovery 0: 1 clock	LCDC trans always fixed to	o "10"	Address Mux	SDRAM	Select	Access
Function	0: Disable	1: 2 clock						Cycle
	1: Enable				0: Disable	00:16M	10:128M	0: Disable
					1: Enable	01:64M	11:Reserve	1: Enable

SDRAM Refresh Contorol Register

SDRCR (04F1H)

	•								
	7	6	5	4	3	2	1	0	
bit Symbol	SFRC	SRS2	SRS1	SRS0	SASFRC	-	-	SRC	
Read/Write	R/W		R/W			-	-	R/W	
After reset	0	0	0	0	0	-	-	0	
	Self refresh	,	Aouto Refresh interval					Auto	
		000: 78s	000: 78state 100:195state					Refresh	
Function	0: Disable	001: 97s	001: 97state 101:210state					0: Disable	
	1: Enable	010:124:	state 110:24	9state	1: Enable			1: Enable	
		011:156	state 111:31:	2state					

Figure 3.16.1(1) SDRAMC control registers

3.16.2 Operation description

(1) Memory access control

Access control block is enable when SDACR<SMAC>=1. And then DRAM control Signals (SDCS,SDRAS,SDCAS,SDWE,SDLDQM,SDUDQM,SDCLK and SDCKE) are output during the time CPU or LCDC accesses CS1 area.

In the access cycle, Address multiplex outputs row/column address through A1 to A12 pin. The enable/disable setting of address multiplexing is controlled by SDACR <SMUXE>. And multiplex width is decided by setting SDACR<SMUXW 0 and 1> of use memory size. The relation between multiplex width and memory size is below.

Table 3.16.2 Address mutiplex

SDRAM		ss Output			
Address	Column		Row Addre	ess	
Pin Name	Address	16M	64M	128M	Memory size
-	A0	A0	A0	A0	
A0	A1	A9	A9	A10	
A1	A2	A10	A10	A11	
A2	A3	A11	A11	A12	
A3	A4	A12	A12	A13	
A4	A5	A13	A13	A14	
A5	A6	A14	A14	A15	
A6	A7	A15	A15	A16	
A7	A8	A16	A16	A17	
A8	A9	A17	A17	A18	
A9	A10	A18	A18	A19	
A10	A11	A19	A19	A20	
A11	A12		A20	A21	
BS0	A13	A20	A21	A22	
BS1	A14	-	A22	A23	

effective column address TMP91C820A address pin name

SDRAM access by CPU is performed by the 1 Word burst mode. SDRAM access by LCDC is performed by the 1 page burst mode. DRAM access cycle is shown in (6) from Fig. 3.16.2 (1).

The read cycle by CPU is the 4 State fixation, and a write cycle is the 3 State fixation. In the burst read cycle by LCDC, a mode setup, a pre-charge cycle, and a refresh cycle are automatically inserted in a read cycle front and back.

(Note)

In SDRAM access cycle, WAIT setup by the CS/WAIT controller (CS1) is disregarded. The wait setting of CS1 should be 0 wait.




Figure 3.16.2(1) SDRAM Access Timing (CPU Read)




Figure 3.16.2(2) SDRAM Access Timing (CPU 16bit Write)




Figure 3.16.2(3) SDRAM Aspesso Lipping (CPU 16bit Write, Write Recovery 2clock)




Figure 3.16.2(4) SDRAM Access Timing (CPU Lower byte Wri




Figure 3.16.2(5) SDRAM Access Timing (CPU Uper byte Write)





Figure 3.162(6) SDRAM Access Timing (LCDC Burst Read)

(2) Refresh Control

TMP91C820A can generate automatically an auto refresh cycle required for data maintenance of SDRAM. Refreshment interval can be set up by SDRCR <SR 0-2> from the 78 State to the 312 State (5.8us-23.1us @27MHz).

By setting SDRCR <SRC> to "1", a refresh cycle is generated at the interval set up by <SRS 0-2>. The generating timing of a refresh cycle becomes into access cycles other than SDRAM area(CS1) after the interval set up by <SRS 0-2>.

The refresh cycle is shown in Fig. 3.16.2 (7). Moreover, the refreshment interval is shown in Table 3.16.2 (1).



Auto Reflesh Fig. 3.16.2(7) Refresh Cycle


Table 3.16.2 (1) Auto Refresh Cycle Insertion Interval

			Insertion						
<8	SRS2:0>set	ting	interval		Frequency (fosc)				
SRS2	SRS1	SRS0	(state)	10MHz	12.5MHz	16MHz	20MHz	25MHz	27MHz
0	0	0	78	15.6	12.5	9.8	7.8	6.2	5.8
0	0	1	97	19.4	15.5	12.1	9.7	7.8	7.2
0	1	0	124	24.8	19.8	15.5	12.4	9.9	9.2
0	1	1	156	31.2	25.0	19.5	15.6	12.5	11.5
1	0	0	195	39.0	31.2	24.4	19.5	15.6	14.4
1	0	1	210	42.0	33.6	26.3	21.0	16.8	15.5
1	1	0	247	49.4	39.5	30.9	24.7	19.8	18.3
1	1	1	312	62.4	49.9	39.0	31.2	25.0	23.1

(Unit: us)

It does not generate interval refreshment during the burst access to SDRAM by LCDC. The interval refreshment demand generated in the meantime is held only once. When it returns to CPU access cycle, an interval refresh cycle is generated.

Furthermore, TMP91C820A can generate a self refresh cycle. The timing of a self refresh cycle is shown in Fig. 3.16.2 (8).



NOTE1: SDCLK is output in the IDLE2 mode . Therefore if you stop SDCLK , change PF6 pin to output port before the HALT instruction.

NOTE2: Pin condition under the IDLE1/ STOP mode depends on the setting of SYSCR2<DRVE>. However SDCKE doesn't depend on it but outputs LOW level.

If SDRCR <SFRC> is set to "1", the self-refresh cycle shown in Fig. 3.16.2 (8) will occur.

The self refreshment mode is used when using the standby mode (STOP, IDLE1) which an internal clock stops. Before HALT command (STOP, IDLE1) of interval refreshment in the state of enable, please set SDRCR <SFRC> to "1."

Release of a self-refresh cycle is automatically performed by release in the standby mode. It inserts automatically one interval refreshment after self refreshment release, and returns to the interval refreshment mode.

(Note: When HALT is cancelled by a reset, the I/O registers are initialized, therefore, refresh is not performed.) .

Please do not place the command which accesses SDRAM just before the command which sets "1" to SDRCR <SFRC>. After setting SDRCR<SFRC> to "1", make sure that the HALT instruction comes after NOP or some instruction.

(3) SDRAM Initialize

TMP91C820A can generate the cycle of the following required at the time of the power-supply injection to SDRAM. The cycle is shown in Fig. 3.16.2 (9).

- 1. Pre-charge of all banks
- 2. The initial configuration to a mode register
- 3. The refresh cycle of 8 cycles

The above-mentioned cycle is generated by setting "1" to SDACR <SDINI>.

Time after SDACR <SDINI> is set to "1" until an initialization cycle is performed changes with following commands.

While performing this cycle, operation (an instruction fetch, command execution) of CPU is stopped.

In addition, even before performing an initialization cycle, a port needs to be set as SDRAM control signal and an address signal (A1-A12).





Fig. 3.16.2 (9) Initialize Cycle

(4) Connection Example

The example of connection with SDRAM is shown in figure 3.16.2. (9).



(1Mword × 4Banks × 16bit)

Fig. 3.16.2 (10) Connection with SDRAM

3.1716-Bit Timer/Event Counters (TMRB)

The TMP91C820A incorporates one multifunctional 16-bit timer/event counter (TMRB0) which have the following operation modes:

- 16-Bit Interval Timer Mode
- 16-Bit Event Counter Mode

16-Bit Programmable Pulse Generation (PPG) Mode Can be used following operation modes by capture function:

- Frequency Measurement Mode
- Pulse Width Measurement Mode
- Time Differential Measurement Mode

Timer/event counter consists of a 16-bit up-counter, two 16-bit timer registers (one of them with a double-buffer structure), a 16-bit capture registers, two comparators, a capture input controller, a timer flip-flop and a control circuit.

Timer/event counter is controlled by an 11-byte control SFR.

This chapter consists of the following items:

- 3.17.1 Block diagram
- 3.17.2 Operation of each block
- 3.17.3 SFRs
- 3.17.4 Operation in each mode
 - (1) 16-Bit Interval Timer Mode
 - (2) 16-Bit Programmable Pulse Generation (PPG) Mode

Table 3.17.1 Pins and SFR of TMRB0

Spec	Channel	TMRB0
External Pins	External clock / Capture trigger input pins	None
	Timer flip-flop output pins	TB0OUT0 (also used as P B6)
SFR (address)	Timer Run Register	TB0RUN (0180H)
	Timer Mode Register	TB0MOD (0182H)
	Timer Flip -Flop Control Register	TB0FFCR (0183H)
	Timer Register	TB0RG0L (0188H) TB0RG0H (0189H) TB0RG1L (018AH) TB0RG1H (018BH)
	Capture Register	TB0CP0L (018CH) TB0CP0H (018DH) TB0CP1L (018EH) TB0CP1H (018FH)

3.17.1 Block diagrams




Figure 3.17.1 Block Diagram of TMRB0

3.17.2 Operation

(1) Prescaler

The 5-bit prescaler generates the source clock for TMRB0. The prescaler clock (T0) is divided clock (divided by 4) from selected clock by the register SYSCR0<PRCK1~PRCK0> of clock-gear. This prescaler can be started or stopped using TB0RUN<TB0RUN>. Counting starts when <TB0RUN> is set to 1; the prescaler is cleared to zero and stops operation when <TB0RUN> is set to 0.

Table 3.17.2. Prescaler clock resolution

@fc = 16 MHz, fs = 32.768 kHz

System Clock	Prescaler Clock	Clock Gear Value	Prescaler Clock Resolution					
Selection <sysck></sysck>	Selection <prck1~prck0></prck1~prck0>	<gear2~gear0></gear2~gear0>	T1	T4	T16			
1 (fs)		XXX	fs/2 ³ (244 µs)	fs/2 ⁵ (977 µs)	$fs/2^7$ (3.9 μ s)			
		000 (fc)	$fc/2^3 (0.5 \mu s)$	fc/2 ⁵ (2.0 µ s)	fc/2 ⁷ (8.0 µ s)			
	00	001 (fc/2)	fc/2 ⁴ (1.0 µ s)	fc/2 ⁶ (4.0 µ s)	fc/2 ⁸ (16 µ s)			
	(f _{FPH})	010 (fc/4)	fc/2 ⁵ (2.0 µ s)	fc/2 ⁷ (8.0 µ s)	fc/2 ⁹ (32 µ s)			
0 (fc)		011 (fc/8)	fc/2 ⁶ (4.0 µ s)	fc/2 ⁸ (16 µs)	fc/2 ¹⁰ (64 µ s)			
		100 (fc/16)	fc/2 ⁷ (8.0 µ s)	fc/2 ⁹ (32 µ s)	fc/2 ¹¹ (128 µ s)			
	10 (fc/ ₁₆ clock)	XXX	fc/2 ⁷ (8.0 µs)	fc/2 ⁹ (32 µs)	fc/2 ¹¹ (128 µ s)			

xxx: Don't care

(2) Up-counter (UC0)

UC0 is a 16-bit binary counter which counts up pulses input from the clock specified by TB0MOD <TB0CLK1,TB0CLK0>.

Any one of the prescaler internal clocks T1, TB0 and T16 or an external clock input via the TB0IN0 pin can be selected as the input clock. Counting or stopping & clearing of the counter is controlled by TB0RUN<TB0RUN>.

When clearing is enabled, the up-counter UC0 will be cleared to zero each time its value matches the value in the timer register TB0RG1H/L. Clearing can be enabled or disabled using TB0MOD < TB0CLE >.

If clearing is disabled, the counter operates as a free-running counter.

A Timer Overflow interrupt (INTTBOF0) is generated when UC0 overflow occurs.

(3) Timer registers (TB0RG0 and TB0RG1)

These two 16-bit registers are used to set the interval time. When the value in the up-counter UC0 matches the value set in this timer register, the Comparator Match Detect signal will go Active.

Setting data for timer register is executed using 2 byte data transfer instruction or using 1 byte date transfer instruction twice for lower 8 bits and upper 8 bits in order.

The TB0RG0 timer register has a double-buffer structure, which is paired with register buffer. The value set in TB0RUN<TB0RDE> determines whether the double-buffer structure is enabled or disabled: it is disabled when <TB0RDE> = 0, and enabled when <TB0RDE> = 1.


When the double buffer is enabled, data is transferred from the register buffer to the timer register when the values in the up-counter (UC0) and the timer register TB0RG1 match.

After a Reset, TB0RG0 and TB0RG1 are undefined. If the 16-bit timer is to be used after a Reset, data should be written to it beforehand.

On a Reset <TB0RDE> is initialized to 0, disabling the double buffer. To use the double buffer, write data to the timer register, set <TB0RDE> to 1, then write data to the register buffer as shown below

TB0RG0 and the register buffer both have the same memory addresses (000188H & 000189H) allocated to them. If $\langle TB0RDE \rangle = 0$, the value is written to both the timer register and the register buffer. If $\langle TB0RDE \rangle = 1$, the value is written to the register buffer only.

The addresses of the Timer Registers are as follows:




The Timer Registers are write-only registers and thus cannot be read.

(4) Capture Registers (TB0CP0H/L)

These 16-bit registers are used to latch the values in the up-counters.

Data in the Capture Registers should be read using a 2-byte data load instruction or two 1-byte data load instructions. The least significant byte is read first, followed by the most significant byte. The addresses of the Capture Registers are as follows:



The Capture Registers are read-only registers and thus cannot be written to.

(5) Capture input control

This circuit controls the timing to latch the value of up-counter UC0 into TB0CP0, TB0CP1

The value in the up-counter can be loaded into a capture register by software. Whenever 0 is written to TB0MOD<TB0CP0>, the current value in the up-counter is loaded into capture register TB0CP0. It is necessary to keep the prescaler in Run Mode (i.e. TB0RUN<TB0PRUN> must be held at a value of 1).

(6) Comparators (CP0 & CP1)

CP0 and CP1 are 16-bit comparators which compare the value in the up-counter UC0 with the value set in TB0RG0 or TB0RG1 respectively, in order to detect a match. If a match is detected, the comparator generates an interrupt (INTTB00 or INTTB01 respectively).

(7) Timer flip-flops (TB0FF0 & TB0FF1)


These flip-flops are inverted by the match detect signals from the comparators and the latch signals to the Capture Registers. Inversion can be enabled and disabled for each element using TB0FFCR<TB0C0T1,TB0E1T1,TB0E0T1>.

After a Reset the value of TB0FF0 is undefined. If "00" is written to TB0FFCR<TB0FF0C1,TB0FF0C0> or <TB0FF1C1,TB0FF1C0>, TB0FF0 will be inverted. If "01" is written to the capture registers, the value of TB0FF0 will be set to "1". If "10" is written to the capture registers, the value of TB0FF0 will be set to "0".

The values of TB0FF0 can be output via the Timer Output pins TB0OUT0 (which is shared with PB6). Timer output should be specified using the Port B Function Register.

TMP91C820A

3.17.3 SFR



I2TB0: Operation during IDLE2-mode TB0PRUN: Operation of prescaler

Note: The 1, 4 and 5 of TB0RUN are read as underfined value.

TB0RUN: Operation of TMRB0

Figure 3.17.2 The Registers for TMRB




Figure 3.17.3 The registers for TMRB





Figure 3.17.4 The Registers for TMRB

3.17.4 Operation in each mode

(1) 16-Bit Timer Mode

Generating interrupts at fixed intervals

In this example, the interrupt INTTB01 is set to be generated at fixed intervals. The interval time is set in the timer register TB0RG1.



Note: X = Don't care; "-" = No change

(2) 16-Bit Programmable Pulse Generation (PPG) Output Mode

Square wave pulses can be generated at any frequency and duty ratio. The output pulse may be either Low-active or High-active.

The PPG mode is obtained by inversion of the timer flip-flop TB0FF0 that is to be enabled by the match of the up-counter UC0 with timer register TB0RG0 or TB0RG1 and to be output to TB0OUT0. In this mode the following conditions must be satisfied.

(Value set in TB0RG0) < (Value set in TB0RG1)




Figure 3.17.5 Programmable Pulse Generation (PPG) Output Waveforms

When the TB0RG0 double buffer is enabled in this mode, the value of Register Buffer 0 will be shifted into TB0RG0 at match with TB0RG1. This feature facilitates the handling of low-duty waves.




Figure 3.17.6 Operation of Register Buffer

The following block diagram illustrates this mode.




Figure 3.17.7 Block Diagram of 16-BIT Mode

The following example shows how to set 16-Bit PPG Output Mode:

_		7	6	5	4	3	2	1	0	
TB0RUN	\leftarrow	0	0	X	X	-	0	X	0	Disable the TB0RG0 double buffer and stop TMRB0.
TB0RG0	\leftarrow	*	*	*	*	*	*	*	*	Set the duty ratio (16 bits).
TB0RG1	\leftarrow	*	*	*	*	*	*	*	*	Set the frequency (16 bits).
TB0RUN	\leftarrow	1	0	X	X	_	0	X	0	Enable the TB0RG0 double buffer.
										(The duty and frequency are changed on an INTTBO
										interrupt.)
TB0FFCR	\leftarrow	X	X	0	0	1	1	1	0	Set the mode to invert TB0FF0 at the match with
										TB0RG0/TB0RG1. Set TB0FF0 to 0.
TB0MOD	\leftarrow	0	0	1	0	0	1	*	*	Select the internal clock as the input clock and disable
						(**	=01	, 10,	11)	the capture function.
P8CR	\leftarrow	_	1	_	_	_	X	_	_	Set P82 to function as TB0OUT0.
P8FC	\leftarrow	_	1	_	_	_	X	_	_	Set P82 to function as 1 B000 To.
_TB0RUN	\leftarrow	1	0	X	X	-	1	X	1	Start TMRB0.

Note: X = Don't care; "-" = No change


3.18 Hardware stand-by function

TMP91C820A have hardware stand-by circuit that is able to save the power consumption and protect from program runaway by supplying power voltage down. Especially, it's useful in case of battery using.

It can be shifted to "PS condition" by fixed \overline{PS} pin to "LOW" level.

Figure 3.18.1 shows timing diagram of transition of PS condition below

PS condition can be released by only external RESET.



Note 1: \overline{PS} pin is effective after RESET because SYSCR2<PSENV> to '0'. If you use as \overline{NMI} pin , please write SYSCR2<PSENV> to '1'.

Note 2: Shifting time is $2\sim10$ -clock times of f_{SYS} .

Figure 3.18.1 hardware stand-by timing diagram

Table 3.18.1 Power Save conditions of each HALT mode

HALT mode setting IDLE2		IDLE1	STOP
PS condition	IDLE1 mode	IDLE1 mode	CTOD mode
PS condition	+ High frequency stop	+ High frequency stop	STOP mode

Note:Settings of SYSCR2<DRVE> and <SELDRV> at HALT mode are effective as well as PS condition.

4. Electrical Characteristics

4.1 Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Power Supply Voltage	Vcc	-0.5 to 4.0	V
Input Voltage	VIN	- 0.5 to Vcc + 0.5	V
Output Current	IOL	2	mA
Output Current	IOH	-2	mA
Output Current	ΣIOL	80	mA
Output Current	ΣΙΟΗ	- 80	mA
Power Dissipation ($Ta = 85^{\circ}C$)	PD	600	mW
Soldering Temperature (10 s)	TSOLDER	260	°C
Storage Temperature	TSTG	- 65 to +150	°C
Operating Temperature	TOPR	- 20 to +70	°C

4.2 DC Characteristics (1/2)

	Parameter	Symbol	Condition	Min	Typ (Note1)	Max	Unit
(Supply Voltage AVCC = DVCC)	VCC	fc = 4 ~ fs =30 to 27MHz 34kHz	2.7	-	3.6	V
((AVSS = DVSS = 0 V)		fc = 4 ~ 36MHz	3.0		3.3	·
	D0 to15	VIL	Vcc 2.7V		-	0.6	
I	PZ2 to PD7(except PB3,P9)	VIL1	Vcc 2.7V		-	0.3Vcc	
Input Low	/RESET,/NMI, PB3(INT0),P9	VIL2	Vcc 2.7V	-0.3	-	0.25Vcc	
	AM0 to 1	VIL3	Vcc 2.7V		-	0.3	
	X1	VIL4	Vcc 2.7V		-	0.2Vcc	.,
	D0 to 15	VIH	3.6V Vcc 2.7V	2.0	-		V
In H	PZ2 to PD7(except PB3,P9)	VIH1	Vcc 2.7V	0.7Vcc	-		
Input High	/RESET,/NMI, PB3(INT0),P9	VIH2	Vcc 2.7V	0.75Vcc	-	Vcc+0.3	
	AM0 to 1	VIH3	Vcc 2.7V	Vcc-0.3	-		
	X1	VIH4	Vcc 2.7V	0.8Vcc	-		
Outpu	ut Low Voltage	VOL	IOL=1.6mA V _{CC} 2.7V	-	-	0.45	V
Outpu	ıt High Voltage	VOH	IOH=-400uA Vcc 2.7V	2.4	-	-	v

Note1: Typical values are for when $Ta = 25^{\circ}C$ and Vcc = 3.0 V uncles otherwise noted.

4.2 DC Characteristics (2/2)

Parameter	Symbol	Condition	Min	Typ (Note1)	Max	Unit
Input Leakage Current	ILI	0.0 VIN Vcc	-	0.02	± 5	μА
Output Leakage Current	ILO	0.2 VIN Vcc-0.2	-	0.05	± 10	μΑ
Power Down Voltage (@STOP,RAM Back up)	VSTO P	VIL2 = 0.2Vcc, VIH2 = 0.8Vcc	1.8	-	3.6	V
RESET Pull Up Resister	RRS T	3.6V Vcc 2.7V	100	-	400	k
Pin Capacitance	CIO	fc = 1MHz	-	-	10	pF
Schmitt Width /RESET/NMI, INT0,KI0-7	VTH	Vcc 2.7V	0.4	1.0	-	V
Programmable Pull Up Resistor	RKH	3.6V Vcc 2.7V	100	-	400	k
NORMAL (Note2)		Vcc = 3.6V	-	23.0	35.0	
IDLE2		fc = 36MHz	-	16.0	23.0	mA
IDLE1			-	1.6	3.0	
SLOW (Note2)	Icc	Vcc = 3.6V	-	23.0	45.0	
IDLE2		fs=32.768kHz	-	14.0	35.0	μΑ
IDLE1			-	6.0	25.0	
STOP		Vcc = 3.6V	-	0.2	15.0	μA

Note1: Typical values are for when $Ta = 25^{\circ}C$ and Vcc = 3.0 V unless otherwise noted.

Note2: Icc measurement conditions (NORMAL, SLOW):

All functions are operational; output pins are open and input pins are fixed.

4.3 AC Characteristics


Vcc = $2.7 \sim 3.6$ V case of $f_{FPH} = 27$ MHz Vcc = $3.0 \sim 3.6$ V case of $f_{FPH} = 36$ MHz


No.	Symbol	Parameter	Varia	ible		= 27 Hz		= 36 Hz	Unit
			Min	Max	Min	Max	Min	Max	
1	t _{FPH}	$f_{\text{FPH}}\text{Period}(=x)$	27.7	31250	37		27.7		ns
2	t_{AC}	A0 to 23 Vaild $\rightarrow \overline{RD} / \overline{WR}$ Fall	x - 23		14		4.7		ns
3	t_{CAR}	\overline{RD} Rise \rightarrow A0 to A23 Hold	0.5x -13		5.5		0.85		ns
4	t_{CAW}	\overline{WR} Rise \rightarrow A0 to A23 Hold	x - 13		24		14.7		ns
5	t_{AD}	A0 to A23 Valid \rightarrow D0 to D15 Input		3.5x - 24		105.5		72.95	ns
6	t _{RD}	\overline{RD} Fall \to D0 to D15 Input		2.5x - 24		68.5		45.25	ns
7	t _{RR}	RD Low Width	2.5x - 15		77.5		54.25		ns
8	t_{HR}	\overline{RD} Rise \rightarrow D0 to D15 Hold	0		0		0		ns
9	tww	WR Low Width	2x - 15		59		40.4		ns
10	t_{DW}	$D0 \text{ to } D15 \text{ Valid} \rightarrow \overline{\text{WR}} \text{ Rise}$	1.5x - 35		20.5		5.5		ns
11	t_{WD}	$\overline{\text{WR}}$ Rise \rightarrow D0 to D15 Hold	x - 25		12		2.7		ns
12	t_{SBA}	Data Byte Control Access Time for SRAM		3x - 39		72		44.1	ns
13	t _{SWP}	Write Pulse Width for SRAM	2x-15		59		40.4		ns
14	$t_{\rm SBW}$	Data Byte Control to End of Write for SRAM	3x-25		86		58.1		ns
15	t_{SAS}	Address Setup Time for SRAM	1.5x-35		20.5		6.55		ns
16	t_{SWR}	Write Recovery Time for SRAM	0.5x-13		5.5		0.85		ns
17	t_{SDS}	Data Setup Time for SRAM	2x-35		39		20.4		ns
18	t_{SDH}	Data Hold Time for SRAM	0.5x-13		5.5		0.85		ns
19	t_{AW}	A0 to A23 Valid → WAIT Input (MART)		3.5x - 60		69.5		36.95	ns
20	t _{CW}	$\overline{RD} / \overline{WR} Fall \to \overline{WAIT} Hold {}_{(1WAIT+n)}$	2.5x + 0		92.5		69.25		ns
21	t _{APH}	A0 to A23 Valid → PORT Input		3.5x - 89		40.5		7.95	ns
22	t _{APH2}	A0 to A23 Valid →PORT Hold	3.5x		129.5		96.95		ns
23	t_{APO}	A0 to A23 Valid →PORT Valid		3.5x + 60		189.5		156.9	ns

AC Measuring Conditions

• Output Level: High = 0.7 Vcc, Low = 0.3 Vcc, CL = 50 pF

• Input Level: High = 0.9 Vcc, Low = 0.1 Vcc





TOSHIBA

4.4 SDRAM Controller AC Electrical Characteristics

Vcc = $2.7 \sim 3.6$ V case of $f_{FPH} = 27$ MHz Vcc = $3.0 \sim 3.6$ V case of $f_{FPH} = 36$ MHz


No	C) maked	Parameter	V	ariable	27	7MHz	36N	ЛHz	Unit
No.	Symbol	i didifictor	MIN	MAX	MIN	MAX	MIN	MAX	Offic
1	t_{RC}	Ref/Active to Ref/Active Command Period	4X		148		27.7		ns
2	t_{RAS}	Active to Precharge Command Period	4X	12210	148	#####	111	#####	ns
3	t_{RCD}	Active to Read/Write Command Delay T	2X		74		55.6		ns
4	t_{RP}	Precharge to Active Command Period	2X		74		55.6		ns
5	t_{RRD}	Active to Active Command Period	6X		222		167		ns
6	t_{WR}	Write Recovery Time	2X		74		55.6		ns
7	t_{WR2}	Write Recovery Time	3X		111		83		
8	t_{CK}	CLK Cycle Time	2X		74		55.6		ns
9	t_{CH}	CLK High Level Width	1X-15		22		12.8		ns
10	t_{CL}	CLK Low Level Width	1X-15		22		12.8		ns
11	t_{AC}	Access Time from CLK ($CL^* = 2$)		1X-25		12		2.8	ns
12	t_{OH}	Output Data Hold Time	0		0		0		ns
13	t_{DS}	Data-in Set-up Time	2X-35		39		20.6		ns
14	t_{DH}	Data-in Hold Time	2.5X-20)	72		49.4		ns
15	t_{AS}	Address Set-up Time	1.5X-35	5	20		6.7		ns
16	t _{AH}	Address Hold Time	0.5X-13	3	5		0.9		ns
17	t_{CKS}	CKE Set-up Time	1X-15		22		12.8		ns
18	t_{CMS}	Command Set-up Time	1X-15		22		12.8		ns
19	t _{CMH}	Command Hold Time	1X-15		22		12.8		ns
20	t _{RSC}	Mode Register Set Cycle Time	2X		74		55.6		ns

* CL is CAS Latency.


AC Measuring Conditions

Output Level: High = 0.7 Vcc, Low = 0.3 Vcc, CL = 50 pF


• SDRAM Read Timing (CPU Access)




• SDRAM Write Timing (CPU Access)




• SDRAM Write Timing (CPU Access, Write Recivery enable)




• SDRAM Burst Read Timing (Head of Burst Cycle)




• SDRAM Burst Read Timing (End of Burst Cycle)




• SDRAM Initialize Timing



• SDRAM Refresh Timing



· SDRAM Self Refresh Timing



4.5

4.6 A/D Conversion Characteristics

AVcc = Vcc, AVss = Vss

Symbol	parameter	Condition	Min	Typ.	Max	Unit
VREFH	Analog Reference Voltage (+)		V _{CC} – 0.2 V	Vcc	Vcc	V
VREFL	Analog Reference Voltage (-)		V _{SS}	Vss	Vss + 0.2 V	·
VAIN	Analog Input Voltage Range		V _{REFL}		V_{REFH}	
IREF (VREFL = 0V)	Analog Current for Analog Reference Voltage <vrefon> = 1</vrefon>	$V_{CC} = 2.7V \text{ to } 3.6 \text{ V}$		0.94	1.20	mA
(TILLE - OT)	<vrefon>=0</vrefon>			0.02	5.0	μΑ
_	Error (not including quantizing errors)			± 1.0	± 4.0	LSB

Note 1: 1 LSB = (VREFH - VREFL)/1024 [V]

Note 2: The operation above is guaranteed for $f_{\mbox{\scriptsize FPH}}\!\geq\!4$ MHz.

Note 3: The value of $I_{\hbox{\scriptsize CC}}$ includes the current which flows through the $AV_{\hbox{\scriptsize CC}}$ pin.

TOSHIBA

4.7 Serial Channel Timing (I/O Internal Mode)

 $Vcc = 2.7 \sim 3.6 \text{ V}$ case of $f_{FPH} = 27 \text{ MHz}$

 $Vcc = 3.0 \sim 3.6 \text{ V}$ case of $f_{FPH} = 36 \text{ MHz}$

(1) SCLK Input Mode

Symbo	Parameter	Variab	le	27 N	ИНz	36 N	Unit	
1	rarameter	Min	Max	Min	Max	Min	Max	Oilit
t_{SCY}	SCLK Period	16X		0.59		0.44		μs
t _{OSS}	Output Data \rightarrow SCLK Rising /Falling Edge *	t _{SCY} /2-4X-110		38		0		ns
t _{OHS}	SCLK Rising /Falling Edge *→ Output Data Hold	t _{SCY} /2 +2X+0		370		277		ns
t _{HSR}	SCLK Rising /Falling Edge *→ Input Data Hold	3X+10		121		93		ns
t_{SRD}	SCLK Rising /Falling Edge *→ Valid Data Input		t _{SCY} -0		592		443	ns
t_{RDS}	SCLK Rising /Falling Edge *→ Valid Data Input	0		0		0		ns


(2) SCLK Output Mode

1 1	Domonoston	Varia	able	27 N	ИНz	36 N	ИHz	Unit
symbol	Parameter	Min	Max	Min	Max	Min	Max	Umt
t_{SCY}	SCLK Period	16X	8192X	0.59	303	0.44	227	μs
t _{OSS}	Output Data \rightarrow SCLK Rising /Falling Edge *	t _{SCY} /2 -40		256		181		ns
t _{OHS}	SCLK Rising /Falling Edge *→ Output DataHold	t _{SCY} /2 - 40		256		181		ns
t _{HSR}	SCLK Rising $/ Falling \ Edge * \rightarrow Input \ Data \ Hold$	0		0		0		ns
t _{SRD}	SCLK Rising /Falling Edge *→ Valid Data Input		t _{SCY} - 1X - 180		375		235	ns
t_{RDS}	SCLK Rising /Falling Edge *→ Valid Data Input	1X+180		217		207.7		ns

^{*)} SCLK Rising/Falling Edge: The rising edge is used in SCLK Rising Mode.

The Falling edge is used in SCLK Falling Mode.

Note) Above table's data values at 27MHz and 36MHz, are caliculated from t_{SCY}=16x base.



4.8 Event Counter (TA0IN)


Symbol	Parameter	Varia	able	27 MHz (Vcc = 2.7 ~ 3.6V)		36 MHz (Vcc = 3.0 ~ 3.6V)		Unit
		Min	Max	Min	Max	Min	Max	
t _{VCK}	Clock Period	8X + 100		396		321		ns
t _{VCKL}	Clock Low Level Width	4X + 40		188		151		ns
t _{VCKH}	Clock High Level Width	4X + 40		188		151		ns

4.9 Interrupt, Capture

$(1) \quad \overline{NMI} \ , \ INT0 \ to \ INT3 \ Interrupts$

		Vari	able	27 M	Hz	36 N	ИHz	Unit
Symbol Parameter				(Vcc = 2.7	~ 3.6V)	(Vcc = 3.	0 ~ 3.6V)	Unit
		Min	Max	Min	Max	Min	Max	
t _{INTAL}	NMI, INTO to INT3 Low level width	4X +40		188		151		ns
t _{INTAH}	NMI, INT0 to INT3 High level width	4X +40		188		151		ns

4.10 LCD CONTROLLER SR MODE



 $Vcc = 2.7 \sim 3.6 \text{ V}$ case of $f_{FPH} = 27 \text{ MHz}$

 $Vcc = 3.0 \sim 3.6 \text{ V}$ case of $f_{FPH} = 36 \text{ MHz}$

No.	Symbol	Parameter	Variab	le		27 MHz tm=0)		=36 MHz e: tm=0)	Unit
			Min	Max	Min	Max	Min	Max	
1	tDSU	data Vaild ->D1BSCP Fall	x-20+tm		17		7.7		ns
2	tDHD	D1BSCP Fall->Data Hold	x -5+tm		32		22		ns
3	tCWH	D1SBCP->Clock high width	x -10+tm		27		17.7		ns
4	tCWL	D1BSCP->Clock low width	x -10+tm		27		17.7		ns
5	tcw	D1BSCP->Clock cycle	2x +2tm		27		55.4		ns


Note: tm=(2^scpw-1)x, ex. If Scpw=3 (8 clock mode) and fFPH=36 MHz, tm=(2^3-1)*27.7=193.9.


4.11 Recommended Crystal Oscillation Circuit

TMP91C820A is evaluated by below oscillator vender. When selecting external parts, make use of this information..

(note): Total loads value of oscillator is sum of external loads(C1 and C2) and floating loads of actual assemble board. There is a possibility of miss-operating using C1 and C2 value in below table. When designing board, it should design minimum length pattern around oscillator. And we recommend that oscillator evaluation try on your actual using board.

(1) connection example





High frequency oscillator

Low frequency oscillator

(2) TMP91C820A recommended ceramic oscillator: MURATA co. LTD; JAPAN

Circuit parameter recommended

MCU	Oscillation		F	aramete	er of eler	nents	Running Co	ndition
	Frequency [MHZ]	Item of Oscillator	C1 [pF]	C2 [pF]	Rf [?]	Rd [?]	Voltage of Power [V]	Tc []
	2.00M	CSTLS2M00G56-B0	(47)	(47)	Open	0		
	2.50M	CSTLS2M50G56-B0	(47)	(47)	Open	0		
TMP91C820A	10.00M	CSTS1000MG03 *CSTLS10M0G53-B0	(15)	(15)	Open	0		-20 to +70
	12.50M	CSA12.5MTZ093 *CSALA12M5T55093-B0	30	30	Open	0	1.8 to 2.2	
	12.30141	CST12.0MTW093 *CSTLA12M5T55093-B0	(30)	(30)	Open	0		

MCU	Oscillation			ents	Running Condition			
	Frequency [MHZ]	Item of Oscillator	C1 [pF]	C2 [pF]	Rf [?]	Rd [?]	Voltage of Power [V]	Tc []
	4.00M	CSTS0400MG06 *CSTLS4M00G56-B0	(47)	(47)	Open	0		
	6.750M	CSTS0675MG06 *CSTLS6M75G56-B0	(47)	(47)	Open	0		
TMP91C820	12.50M	CSA12.5MTZ *CSALA12M5T55-B0	30	30	Open	0		-20 to +70
A	12.50141	CST12.0MTW *CSTLA12M5T55-B0	(30)	(30)	Open	0	2.7 to 3.6	20 10 170
	20.00M	CSALS20M0X53-B0	5	5	Open	0		
		CSTLS20M0X51-B0	(5)	(5)	Open	0		
	27.00M	CSALS27M0X51-B0	Open	Open	10K	0		
	32.00M	CSALA32M0X51-B0	3	3	Open	0		

NOTE: In CST ***type oscillator, Capacitance C1,C2 is built in

^{*}After~2001/06, new~products~will~be~made,~and~the~old~products (now~in~production)~will~not~be~made~in~MURATA~Co~LTD~, JAPAN~and~products~produc

^{*}The product numbers and specifications of the resonators by Murata Manufacturing Co., Ltd. are being changed as occasion arises. For details, visit the company's home page at http://www.murata.co.jp/search/index.html

5. Table of SFRs

(SFR; special function register)

The SFRs include the I/O ports and peripheral control registers allocated to the 4K bytes address space from 000000H to 000FFFH.

- (1) I/O Port
- (2) I/O Port Control
- (3) Interrupt Control
- (4) Chip Select / Wait Control
- (5) Clock Gear
- (6) DFM (Clock Doubler)
- (7) 8-bit Timer
- (8) UART/Serial Channel
- (9) I²CBUS/Serial Channel
- (10) AD Converter
- (11) Watchdog Timer
- (12) RTC (Real-Time Clock)
- (13) Melody/Alarm Generator
- (14) MMU
- (15) LCD CONTROLLER
- (16) SDRAM Controller
- (17) 16-bit Timer

Table layout

Symbol	Name	Address	7 6 (1 0
			→ Bit symbol → Read/Write → Initial value after Re

Note: "Prohibit RMW" in the table means that you cannot use RMW instructions on these register.

Example: When setting bit0 only of the registerP0CR, the instruction "SET 0, (0002G)" cannot be used. The LD (transfer) instruction must be used to write all eight bits.

Read/Write

R/W; Both read and write are possible.

R; Only read is possible.

W; Only write is possible.

W*; Both read and write are possible (when this bit is read as 1)

Prohibit RMW; Read-Modify-Write instructions are prohibited. (The EX, ADD, ADC, BUS, SBC, INC,

 $\mathsf{DEC}, \mathsf{AND}, \mathsf{OR}, \mathsf{XOR}, \mathsf{STCF}, \mathsf{RES}, \mathsf{SET}, \mathsf{CHG}, \mathsf{TEST}, \mathsf{RLC}, \mathsf{RRC}, \mathsf{RL}, \mathsf{RR}, \mathsf{SLA}, \mathsf{SRA},$

SLL, SRL, RLD and RRD instruction are read-modify-write instructions.)

Prohibit RMW*; Read-modify-write is prohibited when controlling the pull-up resistor.

Table 5.1 SFR Address map(1/5)

[1], [2] PORT

[1],[2]10111	
Address	Name
H0000H	P0
1H	P1
2H	P0CR
3H	
4H	P1CR
5H	P1FC
6H	P2
7H	P3
8H	P2CR
9H	P2FC
AH	P3CR
BH	P3FC
CH	P4
DH	P5
EH	P4CR
FH	P4FC

Address	Name
0010H	P5CR
1H	
2H	P6
3H	P7
4H	
5H	P6FC
6H	P7CR
7H	P7FC
8H	P8
9H	P9
AH	
BH	P6FC2
CH	P7FC2
DH	P9FC
EH	PA
FH	P7ODE

Address	Name
0020H	
1H	PAFC
2H	PB
3H	PC
4H	PBCR
5H	PBFC
6H	PCCR
7H	PCFC
8H	PCODE
9H	PD
AH	PDFC
BH	PBODE
CH	PER
DH	PECR
EH	PEFC
FH	

Address	Name
0030H	PF
1H	
2H	PFFC
3H	
4H	
5H	
6H	
7H	
8H	
9H	
AH	
BH	
CH	
DH	
EH	
FH	

Address	Name
0070H	
1H	
2H	
3H	
4H	
5H	
6H	
7H	
8H	
9H	
AH	
BH	
CH	
DH	PZ
EH	PZCR
FH	PZFC

[3] INTC

Address	Name
0080H	DMA0V
1H	DMA1V
2H	DMA2V
3H	DMA3V
4H	
5H	
6H	
7H	
8H	INTCLR
9H	DMAR
AH	DMAB
BH	
CH	IIMC
DH	
EH	
FH	

Address	Name
0090H	INTE0AD
1H	INTE12
2H	INTE3ALM4
3H	INTEALM01
4H	INTEALM23
5H	INTETA01
6H	INTETA23
7H	INTERTCKEY
8H	INTES0
9H	INTES1
AH	INTES2LCD
BH	INTETC01
CH	INTETC23
DH	INTEP01
EH	INTESS01
FH	INTESS2

Address	Name
00A0H	INTES3
1H	INTETB0
2H	
3H	
4H	
5H	
6H	
7H	
8H	
9H	
AH	
BH	
CH	
DH	
EH	
FH	

Note: Do not access to the unnamed addresses, i.e. addresses to which no register has been allocated.

Table 5.2 SFR Address map(2/5)

[4] CS/WAIT

[1] 0.0,	
Address	Name
00C0H	B0CS
1H	B1CS
2H	B2CS
3H	B3CS
4H	
5H	
6H	
7H	BEXCS
8H	MSAR0
9H	MAMR0
AH	MSAR1
BH	MAMR1
CH	MSAR2
DH	MAMR2
EH	MSAR3
FH	MAMR3

[5], [6] CGEAR,DFM	
Address	Name
00E0H	SYSCR0
1H	SYSCR1
2H	SYSCR2
3H	EMCCR0
4H	EMCCR1
5H	EMCCR2
6H	EMCCR3
7H	
8H	DFMCR0
9H	DFMCR1
AH	
BH	
CH	
DH	
EH	

FH

[7] TMRA

Address	Name
0100H	TA01RUN
1H	
2H	TA0REG
3H	TA1REG
4H	TA01MOD
5H	TA01FFCR
6H	
7H	
8H	TA23RUN
9H	
AH	TA2REG
BH	TA3REG
CH	TA23MOD
DH	TA3FFCR
EH	
FH	

[8] UART/SIO

Address Name SC0BUF 0200H 1H SC0CR SC0MOD0 2H 3H BR0CR BR0ADD 4H 5H SC0MOD1 6H 7H SIRCR 8H SC1BUF 9H SC1CR ΑH SC1MOD0 BHBR1CR CH BR1ADD DH SC1MOD1 EH FH

[9] I2CBUS/SIO

	[9]	121
Address	Name	
0210H	SC2BUF	
1H	SC2CR	
2H	SC2MOD0	
3H	BR2CR	
4H	BR2ADD	
5H	SC2MOD1	
6H		
7H		
8H		
9H		
AH		
BH		
CH		
DH		
EH		
FH		

•		
	Address	Name
	0240H	SBI0CR1
	1H	SBI0DBR
	2H	I2C0AR
	3H	SBI0CR2/SBI0SR
	4H	SBI0BR0
	5H	SBI0BR1
	6H	
	7H	
	8H	
	9H	
	AH	
	BH	
	CH	
	DH	
	EH	
	FH	
		ı

Note: Do not access to the unnamed addresses, i.e. addresses to which no register has been allocated.

Table 5.3 SFR Address map(3/5)

[10] 10bit ADC

Address	Name
02A0H	ADREG04L
1H	ADREG04H
2H	ADREG15L
3H	ADREG15H
4H	ADREG26L
5H	ADREG26H
6H	ADREG37L
7H	ADREG37H
8H	
9H	
AH	
BH	
CH	
DH	
EH	
FH	

Name
ADMOD0
ADMOD1

[11] WDT

Address	Name
0300H	WDMOD
1H	WDCR
2H	
3H	
4H	
5H	
6H	
7H	
8H	
9H	
AH	
BH	
CH	
DH	

[12] RTC

Address	Name
0320H	SECR
1H	MINR
2H	HOURR
3H	DAYR
4H	DATER
5H	MONTHR
6H	YEWRR
7H	PAGER
8H	RESTR
9H	
AH	
BH	
CH	
DH	
EH	
FH	

[13] MLD

EH FH

Address	Name
0330H	ALM
1H	MELALMC
2H	MELFL
3H	MELFH
4H	ALMINT
5H	
6H	
7H	
8H	
9H	
AH	
BH	
CH	
DH	
EH	
FH	

[14] MMU

Address	Name
0350H	LOCAL0
1H	LOCAL1
2H	LOCAL2
3H	LOCAL3
4H	
5H	
6H	
7H	
8H	
9H	
AH	
BH	
CH	
DH	
EH	
FH	

Note: Do not access to the unnamed addresses, i.e. addresses to which no register has been allocated.

Table 5.4 SFR Address map(4/5)

[15]LCDC

Address	Name
04B0H	LCDMODE
1H	LCDDVM
2H	LCDSIZE
3H	LCDCTL
4H	LCDFFP
5H	LCDGL
6H	LCDCM
7H	LCDCW
8H	LCDCH
9H	LCDCP
AH	LCDCPL
BH	LCDCPM
CH	LCDCPH
DH	Reserved
EH	
FH	

Address	Name
04C0H	LSARAM
1H	LSARAH
2H	LEARAM
3H	LEARAH
4H	LSARBM
5H	LSARBH
6H	LEARBM
7H	LEARBH
8H	LSARCL
9H	LSARCM
AH	LSARCH
BH	
CH	
DH	
EH	
FH	

Address	Name
04D0H	LG0L
1H	LG0H
2H	LG1L
3H	LG1H
4H	LG2L
5H	LG2H
6H	LG3L
7H	LG3H
8H	LG4L
9H	LG4H
AH	LG5L
BH	LG5H
CH	LG6L
DH	LG6H
EH	LG7L
FH	LG7H

Address	Name
04E0H	LG8L
1H	LG8H
2H	LG9L
3H	LG9H
4H	LGAL
5H	LGAH
6H	LGBL
7H	LGBH
8H	LGCL
9H	LGCH
AH	LGDL
BH	LGDH
CH	LGEL
DH	LGEH
EH	LGFL
FH	LGFH

[16]SDRAMC

Address	Name
04F0H	SDACR
1H	SDRCR
2H	
3H	
4H	
5H	
6H	
7H	
8H	Reserved
9H	Reserved
AH	Reserved
BH	Reserved
CH	Reserved
DH	Reserved
EH	Reserved
FH	Reserved

Note: If the reserved areas of SDRAMC are written, the output data from GLCDC ports LD0-LD7 will change.

(1) I/O Ports (1/2)

	/O Ports (1	T .	1							
Symbol	Name	Address	7	6	5	4	3	2	1	0
			P07	P06	P05	P04	P03	P02	P01	P00
DO	DODTO	0011				R	/W			
P0	PORT0	00H	0	0	0	0	0	0	0	0
						Input	Mode	•	•	
			P17	P16	P15	P14	P13	P12	P11	P10
							/W			
P1	PORT1	01H	0	0	0	0	0	0	0	0
				. •	0		Mode	<u> </u>	. •	
			P27	P26	P25	P24	P23	P22	P21	P20
			12/	120	123		/W	1 22	121	120
P2	PORT2 06	06H	1	1	1	1	1	1	1	1
			1	1	1		Mode	1	1	1
			D27	D26	D25	•	1	D22	D21	D20
			P37	P36	P35	P34	P33	P32	P31	P30
P3	PORT3 07H	07H	1	, ,	1		/W 1	1	1	1
			1	1	1	1	1	1	1	1
			_		_		Mode	! _	! _	
			P47	P46	P45	P44	P43	P42	P41	P40
P4	PORT4	0CH		1			/W	1	1	•
			1	1	1	1	1	1	1	1
				_		Input	Mode	•		•
							PZ3	PZ2	PZ1	PZ0
PZ.	PZ PORTZ 7DH	7DH					<u> </u>	R/	W	
		, = 1					1		1	1
							1	- (D-11 I I I-)		
				<u> </u>			Input Mode	e (Puil Op)	Output	mode
				P56			Input Mode	(Pull Op)	Output	mode
				P56 R/W			Input Mode	e (Pull Op)	Output	mode
P5	PORT5	0DH					Input Mode	e (Pull Op)	Output	mode
P5	PORT5	0DH		R/W			Input Mode	e (Pull Op)	Output	mode
P5	PORT5	0DH		R/W 1			Input Mode	e (Pull Up)	Output	mode
P5	PORT5	0DH		R/W 1 Input			Input Mode	e (Pull Up)	Output	mode
P5	PORT5	0DH	P67	R/W 1 Input Mode	P65	P64	P63	P62	Output P61	mode P60
P5	PORT5	0DH	P67	R/W 1 Input Mode (Pull Up)	P65					
			P67	R/W 1 Input Mode (Pull Up)	P65		P63			
				R/W 1 Input Mode (Pull Up) P66		R	P63	P62	P61	P60
P6	PORT6	12H	1	R/W 1 Input Mode (Pull Up) P66	1	R 1 P74	P63	P62	P61	P60
			1	R/W 1 Input Mode (Pull Up) P66	1 P75	R 1 P74	P63 /W 1 P73	P62	P61	P60
P6	PORT6	12H	1 P77	R/W 1 Input Mode (Pull Up) P66	1	R 1 P74 R	P63 /W 1 P73 /W 1	P62 0 P72	P61 1 P71	P60 1 P70
P6	PORT6	12H	1 P77	R/W 1 Input Mode (Pull Up) P66 1 P76	1 P75	R. 1 P74 R 1 Input	P63 /W 1 P73 /W 1 Mode	P62 0 P72	P61 1 P71	P60 1 P70
P6	PORT6	12H 13H	1 P77	R/W 1 Input Mode (Pull Up) P66	1 P75	R 1 P74 R 1 Input P84	P63 /W 1 P73 /W 1 Mode P83	P62 0 P72	P61 1 P71	P60 1 P70
P6	PORT6	12H	1 P77	R/W 1 Input Mode (Pull Up) P66 1 P76	1 P75	R. 1 P74 R. 1 Input P84	P63 /W 1 P73 /W 1 Mode P83 R	P62 0 P72	P61 1 P71	P60 1 P70
P6	PORT6	12H 13H	1 P77	R/W 1 Input Mode (Pull Up) P66 1 P76	1 P75	R 1 P74 R 1 Input P84 Input	P63 /W	P62 0 P72 1 P82	P61 1 P71 1 P81	P60 1 P70 1 P80
P6 P7 P8	PORT6 PORT7 PORT8	12H 13H 18H	1 P77	R/W 1 Input Mode (Pull Up) P66 1 P76	1 P75	R 1 P74 R 1 Input P84 Input P94	P63 /W	P62 0 P72	P61 1 P71	P60 1 P70
P6	PORT6	12H 13H	1 P77	R/W 1 Input Mode (Pull Up) P66 1 P76	1 P75	R. 1 P74 R Input P84 Input P94	P63 /W 1 P73 /W 1 Mode P83 R Mode P93 R	P62 0 P72 1 P82	P61 1 P71 1 P81	P60 1 P70 1 P80
P6 P7 P8	PORT6 PORT7 PORT8	12H 13H 18H	1 P77 1 P87 P97	R/W 1 Input Mode (Pull Up) P66 1 P76 1 P86	1 P75 1 P85 P95	R. 1 P74 R. 1 Input P84 Input P94 Input	P63 /W 1 P73 /W 1 Mode P83 R Mode P93 R Mode	P62 0 P72 1 P82 P92	P61 1 P71 1 P81	P60 1 P70 1 P80 P90
P6 P7 P8	PORT6 PORT7 PORT8 PORT9	12H 13H 18H	1 P77	R/W 1 Input Mode (Pull Up) P66 1 P76	1 P75	R. 1 P74 R. 1 Input P84 Input P94 Input PA4	P63 /W 1 P73 /W 1 Mode P83 R Mode P93 R Mode P93 R Mode PA3	P62 0 P72 1 P82	P61 1 P71 1 P81	P60 1 P70 1 P80
P6 P7 P8	PORT6 PORT7 PORT8	12H 13H 18H	1 P77 1 P87 P97	R/W 1 Input Mode (Pull Up) P66 1 P76 1 P86	1 P75 1 P85 P95	R 1 P74 R 1 Input P84 Input P94 Input PA4 R	P63 /W 1 P73 /W 1 Mode P83 R Mode P93 R Mode	P62 0 P72 1 P82 P92	P61 1 P71 1 P81	P60 1 P70 1 P80 P90

(1) I/O Ports (2/2)

(-)-	O 1 01 ts (2/	_,								
Symbol	Name	Address	7	6	5	4	3	2	1	0
			PB6	PB5	PB4	PB3		PB1	PB0	
PB	PORTB	22H			R/		R/W			
гь	PB PORTB 22H	22П		1	1	1	1		1	1
					Input	Mode			Input	Mode
					PC5	PC4	PC3	PC2	PC1	PC0
DC.	PC PORTC 23H					R/	W			
rc		2311			1	1	1	1	1	1
		29H	PD7	PD6		PD4	PD3	PD2	PD1	PD0
PD	PORTD					R/	W			
			1	1		1	1	1	1	1
			PE7	PE6	PE5	PE4	PE3	PE2	PE1	PE0
PER	PORTE	2CH		R/W						
			1	1	1	1	1	1	1	1
			PF7	PF6	PF5	PF4	PF3	PF2	PF1	PF0
PF	PORTF	30H				R/	W		-	
			1	1	1	1	1	1	1	1

(2) I/O Port Control (1/4)

Symbol	Name	Address	7	6	5	4	3	2	1	0
			P07C	P06C	P05C	P04C	P03C	P02C	P01C	P00C
P0CR	PORT0	02H				V	V			
	Control	(Prohibit	0	0	0	0	0	0	0	0
		RWM)	0: IN 1: OUT							
			P17C	P16C	P15C	P14C	P13C	P12C	P11C	P10C
P1CR	PORT1	04H				V	V			1
	Control	(Prohibit	0	0	0	0	0	0	0	0
		RWM)			7	0: IN	1: OUT	7		r
			P17F	P16F	P15F	P14F	P13F	P12F	P11F	P10F
P1FC	PORT1	05H			1	V	V	1		ı
	Function	(Prohibit	1	1	1	1	1	1	1	1
		RWM)			0:	Port, 1:data	bus (D15 to D	8)	ı	ſ
			P27C	P26C	P25C	P24C	P23C	P22C	P21C	P20C
P2CR	PORT2	08H				V	V		•	1
	Control	(Prohibit	0	0	0	0	0	0	0	0
		RWM)				0: IN	1: OUT			1
			P27F	P26F	P25F	P24F	P23F	P22F	P21F	P20F
P2FC	PORT2 Function	on (Prohibit					V			
			1	1	1	1	1	1	1	1
		RWM)				ort, 1:Address				
			P37C	P36C	P35C	P34C	P33C	P32C	P31C	P30C
P3CR	PORT3	0AH		•	!	!	V	!		!
	Control	(Prohibit	0	0	0	0	0	0	0	0
		RWM)			•		1: OUT	•		!
			P37F	P36F	P35F	P34F	P33F	P32F	P31F	P30F
P3FC	PORT3	0BH			!		V !	!		I
	Function	(Prohibit	1	1	1	1	1	1	1	1
		RWM)								
	DOD#1		P47C	P46C	P45C	P44C	P43C	P42C	P41C	P40C
P4CR	PORT4	0EH				r	V L			
	Control	(Prohibit RWM)	0	0	0	0	0	0	0	0
		KWW)	D.150	245	2.52	1	1: OUT	2.02	D.115	D.100
n/	DOD#4	0.5	P47F	P46F	P45F	P44F	P43F	P42F	P41F	P40F
P4FC	PORT4 Function	0FH			! .		V !	! .	! .	
	runcuon	(Prohibit	1	1	1	1	1 (47)	1	1	1
		RWM)		0: Port, 1:Address bus (A7 to A0)						

I/O Port Control (2/4)

		, ,								
							PZ3C	PZ2C		
PZCR	PORTZ	7EH						V	V	
	Control	(Prohibit				į	0	0	į	
		RWM)					C	: IN 1 : OU	Т	
				P56C						
P5CR	PORT5	10H		W						
	Control	(Prohibit		0						
		RWM)		0:IN,1:OUT						
							PZ3F	PZ2F	PZ1F	PZ0F
PZFC	PORTZ	7FH					W	W	W	W
	Function						0	0	0	0
		(Prohibit					0: PORT	0: PORT	0: PORT	0: PORT
		RWM)					1: R/W,	1: HWR	1: /WR	1: /RD
							/SRWE			
			P67F	P66F	P65F	P64F	P63F	P62F	P61F	P60F
P6FC	PORT6	15H				7	V			
	Function			0						
		(Prohibit	0: PORT	0: PORT	0: PORT	0: PORT	0: PORT	0: PORT	0: PORT	0: PORT
		RWM)	1: /SRUB	1:/SRLB	1:EA25	1: EA24	1:/CS3	1:/CS2	1:/CS1	1:/CS0
			P67F2	P66F2	P65F2	P64F2	P63F2	P62F2		
P6FC2		1011	W							
	PORT6	1BH				0				
		(Prohibit	0. dDC7E	0. (DCCF)	0. DC5TS	0. 4DC4Es	0. DC2E	0. DC2F		
	Function2	RWM)	0: <p67f> 1:/CS2E</p67f>	0: <p66f> 1: /CS2D</p66f>	0: <p65f> 1: /CS2C</p65f>	0: <p64f> 1: /CS2B</p64f>	0: <p63f> 1: /SDCS</p63f>	0: <p62f> 1: /CS2A</p62f>	Always	write 0
		1(111)	1./C32E	1./C32D	1./C32C	1./C32B	1./3DC3	1./C32A		
			P77C	P76C	P75C	P74C	P73C	P72C	P71C	P70C
P7CR	PORT7	16H				I	V			
	Control	(Prohibit				-	0			
		RWM)		1		0 : IN	1 : OUT			,
			P77F	P76F	P75F	P74F	P73F	P72F	P71F	P70F
P7FC	PORT7	17H	W							
	Function				•		0			
			0:PORT	MSK logic	0: PORT	0: PORT	0: PORT	0: PORT	0: PORT	0: PORT
		(Prohibit	1:VEECLK	select				1: SCL	1: SDA/SO	1: SCK
		RWM)		0: CLK by "1"					 	
				1: CLK by "0"						
					P75F2	P74F2	P73F2		P71F2	P70F2
P7FC2	PORT7	1CH				W		<u>. </u>	1	V
						0			()
	Function2	(D. 1.11.		Always			0: <p73f></p73f>		0: <p71f></p71f>	SIO0/RXD0
		(Prohibit	IIACU CO	fixed to	1:/CSEXA	1:/CS2G	1: /CS2F	İ	1: OPTTX0	PIN SELECT 0:
		RWM)	"0".	"0".						RXD0(PC1)
										1:
										OPTRX0(P70)

I/O Port Control (3/4)

Symbol	Name	Address	7	6	5	4	3	2	1	0
								ODEP72	ODEP71	
P7ODE	PORT7	1FH			<u> </u>		!	,	W	
	Open							0	0	
	Drain	(Prohibit						0:3S	TATE	į
		RWM)					ļ	1: Ope	n Drain	j
			P97F	P96F	P95F	P94F	P93F	P92F	P91F	P90F
P9FC	PORT9	1DH				1	W			
	Function	(Prohibit					0			
		RWM)			0: KEY-	IN DISABLE	E , 1:KEY-IN	ENABLE		
			PA7F	PA6F	PA5F	PA4F	PA3F	PA2F	PA1F	PA0F
PAFC	PORTA	21H				,	W			
	Function	(Prohibit					0			
		RWM)			0: CMOS (OUTPUT , 1:	OPEN-DRAI	N OUTPUT		
		,		PB6C	PB5C	PB4C	PB3C		PB1C	PB0C
PBCR	PORTB	24H			,	W			7	V
	Control	(Prohibit				0				0
		RWM)			0: IN	1: OUT			0: IN	1: OUT
				PB6F	PB5F	PB4F	PB3F		PB1F	PB0F
PBFC	PORTB	25H		<u> </u>		W				W
	Function			ļ		0				0
		(Prohibit		0: PORT	0: PORT	0: PORT	0: PORT		0: PORT	0: PORT
		RWM)		1: INT3,	1: INT2	1: INT1	1: INT0		1:TA1OUT	•
				TB0OUT0	TA3OUT					
										ODEPB0
PBODE	PORTB	2BH		į						W
	Open			ļ			ļ			0
	Drain	(Prohibit		•			į			0: CMOS
		RWM)		ļ			•			1:Open
										Drain
					PC5C	PC4C	PC3C	PC2C	PC1C	PC0C
PCCR	PORTC	26H		 			7			
	Control	(Prohibit		<u> </u>				0		
		RWM)			DCCC		0: IN	1: OUT		DCOF
					PC5F W		PC3F	PC2F V		PC0F W
PCFC	PORTC	27H		 	0	 	,		<u> </u>	0
	Function	(Duolailair			0: PORT			0: PORT		0: PORT
		(Prohibit RWM)			1 : SCLK1		1: TXD1	1 : SCLK0		1: TXD0
		IX VV IVI)					ODEPC3			ODEPC0
PCODE	PORTC	28H		 	 	 	W			W
FCODE	Open	20П		†	 	 	0			0
	Open Drain	(Prohibit					0: CMOS			0: CMOS
	Didili	RWM)		İ			1:Open			1:Open
		15 14 141)		-			Drain			Drain
				1	1		Diani			Didili

I/O Port Control (4/4)

Symbol	Name	Address	7	6	5	4	3	2	1	0	
			PD7F	PD6F		PD4F	PD3F	PD2F	PD1F	PD0F	
PDFC	PORTD	2AH				1	V				
1510	Function						0				
	Tunction	(Prohibit RWM)	0: PORT 1:MLDALM	0: PORT 1: /ALARM, /MLDALM		0: PORT 1: DOFFB	!	0: PORT 1:D3BFR	0: PORT 1: D2BLP	0: PORT 1: DIBSCP	
			PE7C	PE6C	PE5C	PE4C	PE3C	PE2C	PE1C	PE0C	
PECR	PORTE	2DH				7	V				
	Control	(Prohibit		0							
		RWM)		0:IN 1:OUT							
			PE7F	PE6F	PE5F	PE4F	PE3F	PE2F	PE1F	PE0F	
PEFC	PORTE	2EH				7	V				
	Function	(Prohibit					0				
		RWM)			0 : P0	ORT 1:LD7	7-0 for LCD-I	Oriver			
				PF6F	PF5F	PF4F	PF3F	PF2F	PF1F	PF0F	
PFFC	PORTF	32H				7	V				
	Function		0								
		(Prohibit RWM)	Always fixed to "0".		0: PORT 1: SDCKE	0: PORT 1: SDUDQM	0: PORT 1: SDLDQM	0: PORT 1:/SDWE	1	0: PORT 1: /SDRAS	

(3) Interrupt Control (1/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0
				IN	ΓAD			IN	TO	
INTE-	Interrupt	90H	IADC	IADM2	IADM1	IADM0	I0C	I0M2	I0M1	I0M0
0AD	Enable		R		R/W		R		R/W	
	0 & A/D		0	0	0	0	0	0	0	0
			1: INTAD		Interrupt leve	el	1: INT0		Interrupt leve	l
				IN	IT2			IN	TT1	
INTE12	Interrupt	91H	I2C	I2M2	I2M1	I2M0	I1C	I1M2	I1M1	I1M0
	Enable		R		R/W		R		R/W	
	2/1		0	0	0	0	0	0	0	0
			1: INT2		Interrupt leve	el	1: INT1		Interrupt leve	l
				INT	ALM4			IN	IT3	
INTE3-A	Interrupt	92H	IA4C	IA4M2	IA4M1	IA4M0	I3C	I3M2	I3M1	I3M0
LM4	Enable		R		R/W		R		R/W	
	3 & ALM4		0	0	0	0	0	0	0	0
			1:INTALM4		Interrupt leve	el	1: INT3		Interrupt leve	l
				INTA	ALM1			INTA	ALM0	
INTE-A	Interrupt	93H	IA1C	IA1M2	IA1M1	IA1M0	IA0C	IA0M2	IA0M1	IA0M0
LM01	Enable		R		R/W		R		R/W	
	ALM0/1		0	0	0	0	0	0	0	0
			1:INTALM1		Interrupt leve	el	1:INTALM0		Interrupt leve	l
				INTA	ALM3			INTA	ALM2	
INTE-A	Interrupt	94H	IA3C	IA3M2	IA3M1	IA3M0	IA2C	IA2M2	IA2M1	IA2M0
LM23	Enable		R		R/W		R		R/W	
	ALM2/3		0	0	0	0	0	0	0	0
			1:INTALM3		Interrupt leve	el	1:INTALM2		Interrupt leve	l
	Interrupt			INTTA1	(TMRA1)			INTTA0	(TMRA0)	
INTE-	Enable	95H	ITA1C	ITA1M2	ITA1M1	ITA1M0	ITA0C	ITA0M2	ITA0M1	ITA0M0
TA01	Timer A		R		R/W		R		R/W	
	1/0		0	0	0	0	0	0	0	0
	1/0		1: INTTA1		Interrupt leve	el	1: INTTA0		Interrupt leve	l
	Interrupt			INTTA3	(TMRA5)			INTTA2	(TMRA4)	
INTE-	Enable	96H	ITA3C	ITA3M2	ITA3M1	ITA3M0	ITA2C	ITA2M2	ITA2M1	ITA2M0
TA23	Timer A		R		R/W	•	R		R/W	•
	3/2		0	0	0	0	0	0	0	0
	- '		1: INTTA3		Interrupt leve	l	1: INTTA2		Interrupt leve	l
					KEY				RTC	
INTE-RT	Interrupt	97H	IKC	IKM2	IKM1	IKM0	IRC	IRM2	IRM1	IRM0
CKEY	Enable		R		R/W		R		R/W	
	RTC &		0	0	0	0	0	0	0	0
	KEY		1:]	nterrupt leve	l	1: INTRTC	I	nterrupt level	
			INTKEY							

(3) Interrupt Control (2/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0
2)					TX0	<u>. </u>			RX0	
INTES0	Interrupt	98H	ITX0C	ITX0M2	ITX0M1	ITX0M0	IRX0C	IRX0M2	IRX0M1	IRX0M0
111250	Enable	7011	R		R/W		R	-	R/W	
	Serial 0		0	0	0	0	0	0	0	0
			1: INTTX0		Interrupt leve	1	1: INTRX0	1	Interrupt leve	l
				INT	TX1				RX1	
INTES1	Interrupt	99H	ITX1C	ITX1M2	ITX1M1	ITX1M0	IRX1C	IRX1M2	IRX1M1	IRX1M0
	Enable		R		R/W		R		R/W	
	Serial 1		0	0	0	0	0	0	0	0
			1:INTTX1		Interrupt leve	l	1:INTRX1		Interrupt leve	l
	Intonuvat			INT	LCD			IN	ΓS2	
INTES2	Interrupt Enable	9AH	ILCD2C	ILCDM2	ILCDM1	ILCDM0	IS2C	IS2M2	IS2M1	IS2M0
LCD	Serial 2		R		R/W		R		R/W	
	/LCD		0	0	0	0	0	0	0	0
	/LCD		1:INTLCD		Interrupt leve	1	1:INTS2]	Interrupt leve	l
	T., 4			INT	TC1			INT	TC0	
INTETG	Interrupt Enable	9BH	ITC1C	ITC1M2	ITC1M1	ITC1M0	ITC0C	ITC0M2	ITC0M1	ITC0M0
01	TC0/1		R		R/W		R		R/W	
	100/1		0	0	0	0	0	0	0	0
	Interrupt			INT	TC3			INT	TC2	
INTETC	Enable	9CH	ITC3C	ITC3M2	ITC3M1	ITC3M0	ITC2C	ITC2M2	ITC2M1	ITC2M0
23	TC2/3		R		R/W		R		R/W	
	1023		0	0	0	0	0	0	0	0
	Interrupt			IN	ГР1			IN	ГРО	
INTEP01	Enable	9DH	IP1C	IP1M2	IP1M1	IP1M0	IP0C	IP0M2	IP0M1	IP0M0
	PC0/1		R		R/W		R		R/W	
	1 00/1		0	0	0	0	0	0	0	0
	Interrupt			INT	SS1			INT	SS0	
INTE-SS	Enable	9EH	ISS1C	ISS1M2	ISS1M1	ISS1M0	ISS0C	ISS0M2	ISS0M1	ISS0M0
01	SSIO0/1		R		R/W		R		R/W	
	55100/1		0	0	0	0	0	0	0	0
	Interrupt							INT	SS2	
INTE-SS	Enable	9FH			<u> </u>		ISS2C	ISS2 M2	ISS2M1	ISS2M0
2	SSIO2					,	R		R/W	
							0	0	0	0
					TX2				RX2	
INTES3	Interrupt	A0H	ITX2C	ITX2M2	ITX2M1	ITX2M0	IRX2C	IRX2M2	IRX2M1	IRX2M0
	Enable		R		R/W	1	R		R/W	
	Serial 3		0	0	0	0	0	0	0	0
			1:INTTX2		Interrupt leve	l	1:INTRX2		Interrupt leve	l
					TB01	1			ТВ00	
INTE-T	Interrupt	A1H	ITB01C	ITB01M2		ITB01M0	I TB00C	ITB00M2	ITB00M1	ITB00M0
В0	Enable		R		R/W	1	R		R/W	
	TMRB0		0	0	0	0	0	0	0	0
			1:INT		Interrupt leve	1	1:INT		Interrupt leve	1
			TB01				TB00			

(3) Interrupt Control (3/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0
	DM 0				DMA0V5	DMA0V4	DMA0V3	DMA0V2	DMA0V1	DMA0V0
DMA0	DMA 0 Request	80H					R/	W		
V	Vector	ооп			0	0	0	0	0	0
	v cctoi						DMA0 St	art vector		
	DMA 1				DMA1V5	DMA1V4	DMA1V3	DMA1V2	DMA1V1	DMA1V0
DMA1	DMA 1 Request	81H					R/	W		
V	Vector	0111			0	0	0	0	0	0
	Vector						DMA1 St	art vector		
	DMA 2				DMA2V5	DMA2V4	DMA2V3	DMA2V2	DMA2V1	DMA2V0
DMA2	Request	82H					R/	W		
V	Vector	0211			0	0	0	0	0	0
	Vector				DMA2 Start vector					
	DMA 3				DMA3V5	DMA3V4	DMA3V3	DMA3V2	DMA3V1	DMA3V0
DMA3	Request	83H			R/W					
V	Vector	0311			0	0	0	0	0	0
	, 66101						DMA3 St	art vector		
	Interrupt				CLRV5	CLRV4	CLRV3	CLRV2	CLRV1	CLRV0
INTCLR	Clear	88H					W	<i>I</i>		
nvielk	Control	(Prohibit			-	-	-	-	-	-
		RMW)			Cle	ears interrupt	request flag b	y writing to D	MA start vec	tor
	DMA						DMAR3	DMAR2	DMAR1	DMAR0
DMAR	Software	89H					R/W	R/W	R/W	R/W
	Request	9,22					0	0	0	0
	Register						1	: DMA reque	est in softwar	e
	DMA						DMAB3	DMAB2	DMAB1	DMAB0
DMAB	Burst	8AH					R/W	R/W	R/W	R/W
	Request				<u> </u>	<u> </u>	0	0	0	0
	Register						1:	DMA reques	t on Burst Mo	ode
					I3EDGE	I2EDGE	I1EDGE	I0EDGE	I0LE	NMIREE
			W		W	w	W	W	W	W
***	Interrupt	8CH	0		0	0	0	0	0	0
IIMC	Input Mode		Always		INT3	INT2	INT1	INT0	INT0	1: operation
	Control	Ø 131	write 0		edge	edge	edge	edge	0: edge	even on
		(Prohibit		<u> </u>	0: Rising	0: Rising	0: Rising	0: Rising	1:level	NMI rising
		RMW)		<u> </u>	1: Falling	1: Falling	1: Falling	1: Falling	!	edge

(4) Chip Select/Wait Control (1/2)

		ı								
Symbol	Name	Address	7	6	5	4	3	2	1	0
			B0E		B00M1	B00M0	B0BUS	B0W2	B0W1	B0W0
B0CS	Block 0	C0H	W	<u> </u>	W	W	W	W	W	W
	CS/WAIT		0		0	0	0	0	0	0
	control		0: DIS		00: ROM/S	RAM	Data bus	000: 2WAI	Γ 100: R	eserved
	Register	(Prohibit	1: EN		01:		width	001: 1WAI7		
		RMW)		į	!!	eserved	0: 16 bit		VAIT 110: 4V	
					11: J		1: 8 bit	011: 0WAI7	Γ 111: 8W	AIT
			B1E		B10M1	B10M0	B1BUS	B1W2	B1W1	B1W0
B1CS	Block 1	C1H	W		W	W	W	W	W	W
	CS/WAIT		0		0	0	0	0	0	0
	control		0: DIS		00: ROM/S	RAM	Data bus	000: 2WAI7	Γ 100: R	eserved
	Register		1: EN		01:		width	001: 1WAI7	Γ 101: 3W	/AIT
		(Prohibit			10:	eserved	0: 16 bit	010: 1 + NV	VAIT 110: 4V	VAIT
		RMW)			ار :11		1:8 bit	011: 0WAI7	Γ 111: 8W	/AIT
			B2E	B2M	B20M1	B20M0	B2BUS	B2W2	B2W1	B2W0
B2CS	Block 2	C2H	W	W	W	W	W	W	W	W
	CS/WAIT		1	0	0	0	0	0	0	0
	control		0: DIS	0:16 M	00: ROM/S	RAM	Data bus	000: 2WAI	Γ 100: R	eserved
	Register		1: EN	Area	01: ך		width	001: 1WAI7	Γ 101: 3W	/AIT
	C	(Prohibit		1: Area	10: \ R	eserved	0: 16 bit	010: 1 + NV	VAIT 110: 4V	VAIT
		RMW)		set	11:]		1:8 bit	011: 0WAI7	Γ 111: 8W	/AIT
			B3E		B30M1	B30M0	B3BUS	B3W2	B3W1	B3W0
B3CS	Block 3	СЗН	W		W	W	W	W	W	W
ВЗСБ	CS/WAIT	CSII	0		0	0	0	0	0	0
	control		0: DIS		00: ROM/S	RAM	Data bus	000: 2WAIT	100: R	eserved
	Register		1: EN	į	01: ``		width	001: 1WAI7		
	register	(Prohibit				eserved	0: 16 bit		VAIT 110: 4V	
		RMW)		į	11: 🗸		1:8 bit	011: 0WAI7	Γ 111: 8W	/AIT
		,					BEXBUS	BEXW2	BEXW1	BEXW0
BEXCS	External	С7Н					W	W	W	W
BEACS	CS/WAIT	C/II					0	0	0	0
	control				! 	! 	Data bus	000: 2WAI7	Γ 100· R	eserved
	Register			i	ł	l	width	001: 1WAI		
	8	(Prohibit					0: 16 bit	010: 1 + NV	VAIT 110: 4V	VAIT
		RMW)					1:8 bit	011: 0WAI7	Γ 111: 8 V	VAIT
	Memory		S23	S22	S21	S20	S19	S18	S17	S16
MSAR0	Start	С8Н					W			
MISAKU	Address	Con	1	1	1	1	1	1	1	1
	Reg0		-	! -		•	s A23 to A16			
			V20	V19	V18	V17	V16	V15	V14~9	V8
141 mc	Memory	COTA	7 20	V 17	, 10		/W	113	T 17 -7	i 'O
MAMR0	Address	С9Н	1	1	1	1	1	1	1	1
	Mask Reg0		-	· ·	CS0 area siz	_	i i able to address	•	· ·	1
	Memory		622	622					C17	C12
	Memory Start		S23	S22	S21	S20	S19 /W	S18	S17	S16
MSAR1	Address	CAH	<u> </u>	! 1	! 1			1 1	1	! 1
	Reg1		1	1	1	1	1	1	1	1
	rugi		¥ 7.2.4	****	****		A23 to A16	****	**** °	7.70
	Memory		V21	V20	V19	V18	V17	V16	V15~9	V8
MAMR1	Address	CBH					/W			
	Mask Reg1		1	1	1	1	1	1	1	
]	I		CSO area siz	ze 0: ena	ble to addres	s comparison		

Chip Select/Wait Control (2/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
	Memory		S23	S22	S21	S20	S19	S18	S17	S16
MSAR2	Start	ССН				R/V	W			
WISHINZ	Address	CCII	1	1	1	1	1	1	1	1
	Reg2					Start address	A23 to A16			
	Mamaga		V22	V21	V20	V19	V18	V17	V16	V15
MAMR2	Memory Address	CDH				R/V	W			
WIAWIKZ	Mask Reg2	CDII								
	Włask Regz				CSO area siz	e 0: ena	ble to address	comparison		
	Memory		S23	S22	S21	S20	S19	S18	S17	S16
MSAR3	Start	CEH				R/V	W			
WIST INS	Address	CLII	1	1	1	1	1	1	1	1
	Reg3					Start address	A23 to A16			
	Mamaga		V22	V21	V20	V19	V18	V17	V16	V15
MAMR3	Memory Address	CFH			-	R/V	W			
IVII MVIICS	Mask Reg3	CIII	1	1	1	1	1	1	1	1
	man regs				CSO area siz	e 0: ena	ble to address	comparison		

(5) Clock Gear (1/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0	
			XEN	XTEN	RXEN	RXTEN	RSYSCK	WUEF	PRCK1	PRCK0	
SYSCR0	System Clock	E0H				R/V	W				
	Control Registe		1	1	1	0	0	0	0	0	
	0		High-	Low-	High-frequenc	Low-frequenc	Select clock	Warm-up	Select prescal	er clock	
			frequency	frequency	y oscillator (fc	y oscillator (fs	after release of	timer	00: f _{FPH}		
			oscillator (fc)	oscillator (fs)	after release	after release of	STOP Mode	0 write:	01: reserved		
			0: stopped	0: stopped	of STOP Mode	STOP Mode	0: fc	Don't care	10: fc/16		
			1: oscillation	1: oscillation	0: stopped	0: stopped	1: fs	1 write:	11: reserved		
					1: oscillation	1: oscillation		start timer			
				ļ				0 read: end			
								warm-up			
					•			1 read:			
				<u> </u>				not end			
								warm-up			
							SYSCK	GEAR2	GEAR1	GEAR0	
SYSCR1	System Clock	E1H						R/			
	Control						0	1	0	0	
	Register 1						System		ncy gear valu	e selection	
							clock	(fc)			
				ļ			1	000:fc			
				į	İ		0: fc	001:fc/2			
							1	010: fc/4			
								011: fc/8			
				į	•		•	100: fc/16			
								101: (reserve			
					į		į	110: (reserve			
			DOEN!		11 / IDEN 41		TT 4 T 777 61			DDITE	
SYSCR2	System Clock	E2H	PSENV R/W		WUPTM1	WUPTM0	HALTM1 R/	HALTM0	SELDRV	DRVE	
STSCK2	Control	EZH				0				0	
	Register 2		0	<u> </u>	1	0	1	1	0	0	
	Register 2		1:normal		Warming-up		00: reserved		<drive></drive>	1: Drive the	
			0:power		00: reserved		01: STOP M		Mode	pin in	
			save mode		01: 2 ⁸ /inputt 10: 2 ¹⁴	rrequency	10: IDLE1 N		Select	STOP/	
			enable		10:2 ¹⁶		11: IDLE2 N	10de	1:STOP	Mode	
				<u> </u>	11:2		<u> </u>	0:IDLE			

(5) Clock Gear (2/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
			PROTECT	TA3LCE	AHOLD	TA3MLE		EXTIN	DRVOSCH	DRVOSCL
EMCCR0	EMC	ЕЗН	R	R/W	R/W	R/W		R/W	R/W	R/W
	Control		0	0	0	0		0	1	1
	Register 0		Protection	LCDC	Address hold	Melody/Alarm		1: fc is	fc oscillator	fs oscillator
			flag	Source clock	0;normal	Source clock		external	drivability	drivebility
			0: OFF	0:32KHz	1:enable	0:32KHz		clock.	1: Normal	1: Normal
			1: ON	1:TA3OUT		1:TA3OUT			0: Weak	0: Weak
EMCCR1 EMCCR2	EMC Control Register 1 EMC Control Register 2	E4H E5H	Switchi		n writes in 1 ^s	writing follov ^T -KEY:EMCO	CR1=5AH,EN	ACCR2=A5H		
				ENFROM	ENDROM	ENPROM		FFLAG	DFLAG	PFLAG
EMCCR3	EMC	Е6Н		R/W	R/W	R/W		R/W	R/W	R/W
	Control			0	1	0		0	1	1
	Register 3			CS1A	CS2B-2G	CS2A		CS1A	CS2B-2G	CS2A
				areadetect	area detect	areadetect		Write	Write	Write
				enable	Enable	enable		operation	operation	operation
				0:disable	0:disable	0:disable		flag	flag	flag
				1:enable	1:enable	1:enable		When reading	When	writing
								"0": not writter	"0": cle	ar flag
								"1": written		

Note: EMCCR1

If protection is on, write operations to the following SFRs are not possible.

1. CS/WAIT control

B0CS, B1CS, B2CS, B3CS, BEXCS, MSAR0, MSAR1, MSAR2, MSAR3, MAMR0, MAMR1, MAMR2, and MAMR3

2. MMU

LOCAL0/1/2/3

- 3. Clock Gear (EMCCR1, 2 can be written to) SYSCR0, SYSCR1, SYSCR2 and EMCCR0
- 4. DFM

DFMCR0 and DFMCR1

(6) DFM (clock doubler)

Symbol	Name	Address		7		6	5	4	3	2	1	0
				ACT1		ACT0	DLUPFG	DLUPTM				
DFMCR0	DFM	E8H		R/W		R/W	R	R/W				
	Control			0		0	0	0				
	Register 0			DFM	LUP	fгРН	Lock-up falg	Lock-up time				
			00	STOP	STOP	fOSCH	0: End LUP	0: 2 ^{12/} fOSCH				
			01	RUN	RUN	fOSCH	1: Do not end	1: 2 10/f _{OSCH}				
			10	RUN	STOP	fDFM	LUP					
			11	RUN	STOP	fOSCH						
	DFM						Write "	0BH" before	etarting lock-	un operation		
DFMCR1	Control	E9H					WITE	obii belole	starting lock-	ир орстанон.		
	Register 1											

(7) 8-Bit Timer

(7-1) TMRA01

Symbol	Name	Address	7	6	5	4	3	2	1	0
			TA0RDE				I2TA01	TA01PRUN	TA1RUN	TA0RUN
TA01-	Timer	100H	R/W				R/W	R/W	R/W	R/W
RUN	RUN		0				0	0	0	0
			Double				IDLE2	8-Bit Timer	Run/Stop co	ntrol
			Buffer				0: Stop	0: Stop &	c Clear	
			0: Disable				1: Operate	1: Run (count up)	
			1: Enable							
	8-Bit	102H					_			
TA0REG		(Prohibit					W			
	Register 0	RMW)				Une	defined			
	8-Bit	103H					_			
TA1REG		(Prohibit					W			
	Register 1	RMW)					defined			
			TA01M1	TA01M0	PWM01	PWM00	TA1CLK1	TA1CLK0	TA0CLK1	TA0CLK0
	8-Bit					I	R/W			
TA01-	Timer		0	0	0	0	0	0	0	0
MOD	Source	104H	00: 8-Bit Tir	ner	00: Reserve		00: TA0TR	G	00: TA0IN p	oin
	CLK &		01:16-Bit T		$01:2^6-1$ F	WM cycle	01: фТ1		01: φ Τ1	
	MODE		10: 8-Bit PP		$10:2^{7}-1$		10: фТ16		10: фТ4	
			11:8-Bit PW	/M	$11: 2^8 - 1$		11: ¢T256		11: фТ16	•
	0.701	40.577					TAFF1C1	TAFF1C0	TAFF1IE	TAFF1IS
TA1FFCR		105H					W			/W
	Timer						1	1	0	0
	Flip-Flop Control						00: Invert T		1:TA1FF	0:TMRA0
	Control						01: Set TA1		Invert	1:TMRA1
							10: Clear T		Enable	inversion
							11: Don't ca	ıre		

(7-2) TMRA23

(7 2) 13	MKA23									
Symbol	Name	Address	7	6	5	4	3	2	1	0
			TA2RDE				I2TA23	TA23PRUN	TA3RUN	TA2RUN
TA23-R	Timer	108H	R/W				R/W	R/W	R/W	R/W
UN	RUN		0				0	0	0	0
			Double				IDLE2	8-Bit Time	r Run/Stop co	ntrol
			Buffer		İ	İ	0: Stop	0: Stop &	& Clear	
			0: Disable				1: Operate	1: Run (d	count up)	
			1: Enable							
	8-Bit						_			
TA2REG	Timer	10AH					W			
	Register 0	(RMW 禁)				U	ndefined			
	8-Bit						_			
TA3REG	Timer	10BH					W			
	Register 1	(RMW 禁)				U	ndefined			
			TA23M1	TA23M0	PWM21	PWM20	TA3CLK1	TA3CLK0	TA2CLK1	TA2CLK0
TA23-M	8-Bit	10CH					R/W			
OD	Timer		0	0	0	0	0	0	0	0
	Source		00:8-Bit Tir	ner	00: Reserve	d	00: TA2TRG	ì	00: Reserved	l
	CLK &		01:16-Bit T	imer	01:2 ⁶ -1 P	WM cycle	01: φ Τ1		01: φT1	
	MODE		10:8-Bit PP	G	$10:2^7-1$		10: φ Γ16		10: фТ4	
			11:8-Bit PW	/M	$11:2^8-1$		11: фТ256		11: фT16	
	8-Bit						TAFF3C1	TAFF3C0	TAFF3IE	TAFF3IS
TA3FFCR	Timer	10DH					W	/*	R	/W
	Flip-Flop					!	1	1	0	0

TOSHIBA TMP91C820A

Control			00: Invert TA3FF	1:TA3FF	0:TMRA2
			01: Set TA3FF	Invert	1:TMRA3
			10: Clear TA1FF	Enable	inversion
			11: Don't care		

(8) UART/Serial Channel (1/3)

(8-1) UART/SIO Channel 0

Symbol	Name	Address	7	6	5	4	3	2	1	0
	Serial		RB7/TB7	RB6/TB6	RB5/TB5	RB4/TB4	RB3/TB3	RB2/TB2	RB1/TB1	RB0/TB0
SC0BUF	Channel 0	200H			R (Receiving)/W	(Transmissio	on)		
	Buffer					Unde	efined			
			RB8	EVEN	PE	OERR	PERR	FERR	SCLKS	IOC
	Serial		R	R/	W	R (Cle	ared to 0 by re	eading)	R/	W
SC0CR	Channel 0	201H	0	0	0	0	0	0	0	0
	Control		Receiving	Parity 0: Odd	1: Parity		1: Error		0:SCLK0↑	1: Input
			data bit 8	1: Even	Enable	Over Run	Parity	Framing	1:SCLK0↓	SCLK0 pin
			TB8	CTSE	RXE	WU	SM1	SM0	SC1	SC0
						R/	W			
	Serial		0	0	0	0	0	0	0	0
SC0-	Channel 0	202H	Transmission	1:CTS	1: Receive	1:Wake-up	00: I/O Inter	rface	00:TA0TR	G
MOD0	MOD0 Mode0	10 202H	data bit 8	Enable	Enable	Enable	01: UART 7	-Bit	01: baud rat	U
							i i			clock f _{SYS}
							11: UART 9	-Bit	11: external	clock
									SCLK0	
				BR0ADD	BR0CK1	BR0CK0	BR0S3	BR0S2	BR0S1	BR0S0
						R/				
DDOCD	Baud Rate	20211	0	0)	0	0	0	0
BR0CR	Control	203H		1: (16-K) /16	'				diing value.	
			write 0.	divided	01: фТ2			0 t	o F	
				Enable	10: φT8					
					11: фT32		BR0K3	BR0K2	BR0K1	BR0K0
	Serial						BRUK3		W BRUKI	BRUKU
BR0-AD	Channel 0	204H					0	0	0	0
D	K setting	20411					U		Rate0 K	0
	Reg								o F	
			I2S0	FDPX0						
			R/W	R/W						
SC0-MO	Serial		0	0						
D1	Channel 0	205H		I/O interface						
	Mode1			1: Full Duplex						
				0: Half Duplex						

(8-2) IrDA

(0-2) HD											
Symbol	Name	Address	7	6	5	4	3	2	1	0	
			PLSEL	RXSEL	TXEN	RXEN	SIRWD3	SIRWD2	SIRWD1	SIRWD0	
			R/W	R/W	R/W	R/W		W			
	IrDA		0	0	0	0	0	0	0	0	
SIRCR	SIRCR Control Register		Transmission	Receiving	Transmission	Receiving	Set the effective SIRRxD pulse width				
			pulse width	Data	0: Disable	0: Disable	Pulse width	more than "2:	x × (set value	e + 1")	
			0:3/16	0: "H" pulse	1: Enable	1: Enable	Possible	: 1 to 14			
			1:1/16	1: "L" pulse			Not possible	e:0,15			

UART/Serial Channel (2/3)

(8-3) UART /SIO Channel1

Symbol	Name	Address	7	6	5	4	3	2	1	0	
	Serial		RB7/TB7	RB6/TB6	RB5/TB5	RB4/TB4	RB3/TB3	RB2/TB2	RB1/TB1	RB0/TB0	
SC1BUF	Channel 1	208H			R (Receiving)/W	/ (Transmissio	on)			
	Buffer					Unde	efined				
			RB8	EVEN	PE	OERR	PERR	FERR	SCLKS	IOC	
	Serial		R	R/	W	R (Cle	ared to 0 by re	eading)	R/	W	
SC1CR	Channel 1	209H	0	0	0	0	0	0	0	0	
	Control		Receiving		1 : Parity		1: Error		0: SCLK1↑		
			data bit 8	0: Odd	Enable	Over Run	Parity	Framing	1: SCLK1↓	SCLK1 pin	
				1: Even							
			TB8	CTSE	RXE	WU	SM1	SM0	SC1	SC0	
						R/	1		ı	ı	
SC1-	Serial		0	0	0	0	0	0	0	0	
MOD0	Channel 1	20AH	Transmission	1: CTS	1: Receive	1: Wake up	00: I/O Inter	face	00: TA0TRG		
	Mode		data bit 8	Enable	Enable	Enable	01: UART 7		01: baud rate generator		
							10: UART 8		10: internal clo		
							11: UART 9		11: external clo		
		20BH		BR1ADD	BR1CK1	BR1CK	BR1S3	BR1S2	BR1S1	BR1S0	
				0	0	R/	•	0			
BR1CR	Baud Rate		0	0	0	0	0	0	0	0	
DRICK	Control	20011	_	1: (16-K)/16	00: φT0 01: φT2			Dividin 0 to	ng value		
			0.	divided Enable	01: φ12 10: φT8			0.0	0 F		
				Enable	10. ¢F8 11: ¢T32						
					11. ψ132		BR1K3	BR1K2	BR1K1	BR1K0	
	Serial				_		BRINS	R/		BRITE	
BR1-AD	Channel 1	20CH					0	0	0	0	
D	K setting							Set the freque	ncy divisor K		
	Reg						ļ	_	o F		
			I2S1	FDPX1							
			R/W	R/W							
661 MG	Serial		0	0							
SC1-MO	Channel 1	20DH	IDLE2	I/O interface							
D1	Mode1		0: Stop	mode							
			1: Operate	1: full Duplex			į				
				0: Half Duplex		<u> </u> 	<u> </u>		<u></u>		

UART/Serial Channel (3/3)

(8-4) UART/SIO Channel2

Symbol	Name	Address	7	6	5	4	3	2	1	0
	Serial		RB7/TB7	RB6/TB6	RB5/TB5	RB4/TB4	RB3/TB3	RB2/TB2	RB1/TB1	RB0/TB0
SC2BUF	Channel 2	210H			R (Receiving)/W	/ (Transmissio	on)		
	Buffer					Unde	efined			
			RB8	EVEN	PE	OERR	PERR	FERR		
	Serial		R	R/	W	R (Cle	ared to 0 by re	eading)		
SC2CR	Channel 2	211H	0	0	0	0	0	0	0	0
Bezert	Control	21111	Receiving	Parity	1 : Parity	 	1: Error		Always	Always
			data bit 8	0: Odd	Enable	Over Run	Parity	Framing	write 0.	write 0.
				1: Even						<u> </u>
			TB8		RXE	WU	SM1	SM0	SC1	SC0
						R/	W	T		
SC2-	Serial		0	0	0	0	0	0	0	0
MOD0	Channel 2	212H	Transmission	Always	1: Receive	1: Wake up	00: Reserved		00: TA0TRG	
	Mode		data bit 8	write 0.	Enable	Enable	01: UART 7	bit	01: baud rate generater	
							10: UART 8		10: internal clo	
							11: UART 9		11: external cl	i
	Baud Rate	213Н		BR1ADD	BR1CK1	BR1CK	BR1S3	BR1S2	BR1S1	BR1S0
			_	_	_	R/	•	· -		
BR2CR			0	0	0	0	0	0	0	0
BK2CK	Control	21311		1: (16-K)/16					ng value	
			0.	divided	01: φT2 10: φT8			0 t	0 F	
				Enable	10: φ1 8 11: φT32					
					11. ψ1 32		BR1K3	BR1K2	BR1K1	BR1K0
	Serial						DKIKS		W BRIKI	DKIKU
BR2-AD	Channel 2	214H					0	0	0	0
D	K setting	21111						Set the freque	·	
	Reg						į	_	o F	
			I2S1	FDPX1						
			R/W	R/W						
	Serial		0	0		<u>. </u>	<u> </u>	<u>. </u>	<u> </u>	
SC2-MO	Channel 2	215H	IDLE2	I/O interface						
D1	Mode1		0: Stop	mode						
				1: full Duplex						
			_	0: Half Duplex						

(9) I²CBUS/Serial Interface

Symbol	Name	Address	7	6	5	4	3	2	1	0			
			BC2	BC1	BC0	ACK		SCK2	SCK1	SCK0			
SBI0CR1	Serial Bus Interface	240H (I2C Bus		W	<u> </u>	R/W		W	W	/SWRMON R/W			
	Control	Mode)	0	0	0	0	<u> </u>	0	0				
	Register 1	iiiode)	Number of tr		i U	Acknowledge	i 	Setting for the		0			
	register		000: 8, 001:			Mode		000: 4, 001: 5,					
		(Prohibit	011: 3, 100:			0: Disable		011: 7, 100: 8,					
		RMW)	110: 6, 111:	7		1: Enable		110: 10, 111: (reserved)				
		240H (SIO	SIOS	SIOINH	SIOM1	SIOM0		SCK2	SCK1	SCK0 /SWRMON			
		Mode)	W	W	W	W		W	W	R/W			
			0	0	0	0		0	0	0			
			Transfer	Transfer	Transfer mod	e		Setting for the	divisor value n				
			0: Stop	0: Continue	00: 8-Bit Tra			000: 3, 001: 4,					
		(Prohibit	1: Start	1: Abort	10: 8-Bit Tr	ansmit/Receive		011: 6, 100: 7,					
		RMW)			Mode			110: 9, 111: SO					
	<u> </u>				11: 8-Bit rece	eived Mode							
SBI0-	SBI	241H	RB7/TB7	RB6/TB6	RB5/TB5	RB4/TB4	RB3/TB3	RB2/TB2	RB1/TB1	PB0/TB0			
DBR	Buffer	(Prohibit		•	-	R (receiving)	W (transmiss	on)	•	•			
	Register	RMW)					defined						
			SA6	SA5	SA4	SA3	SA2	SA1	SA0	ALS			
I2C0AR	I2CBUS	242H	W	W	W	W	R/W	R/W	R/W	R/W			
	Address		0	0	0	0	0	0	0	0			
	Register									Address			
		(Prohibit											
		RMW)			S	Setting slave ad	ldress			0: Enable			
										1: Disable			
			MST	TRX	BB	PIN	AL/SBIM1	AAS/SBIM0	AD0/	LRB/			
SBI0-	Serial Bus	243H				1			SWRST	SWRST 0			
CR2	Interface	(I ² C bus	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
	Control	Mode)	0	0	0	1	0	0	0	0			
(SBI0SR)	Register 2		0: Slave	0: receiver	Bus status	INTS2 request	Arbitration lost	Slave address	GENERAL	Lost receive			
			1: Master	1: transmit	monitor	monitor	detection	match detection		bit monitor			
		(Prohibit			0: Free	0: Request	monitor	monitor	monitor	0: 0			
		RMW)			1: Busy	1: Cancel	1: Detect	1: Detect	1: Detect	1: 1			
		·	_	_	_	_	SIOF	SEF	_	_			
		243H					R	R					
		(SIO					0	0					
		Mode)					Transfer status						
							monitor	status monitor					
		(Prohibit					0: stopped	0: stopped					
		RMW)			<u> </u>		• **	1: terminated in					
							process	process					
				I2SBI0									
SBI0-	Serial Bus	244H		R/W		1							
BR0	Interface			0									
	Baud Rate		Always	IDLE2									
	Register 0		write 0.	0: Abort									
				1: Operate									
			P4EN	1. Sperate									
SBI0-	Serial Bus	245H	R/W										
	Interface	24JN		<u> </u>	i	i I	i			i			
RP1	merrace		0			 	<u> </u>						
BR1	Royal Data												
BR1	Baud Rate		Clock control										
BR1	Baud Rate Register 1		Clock control 0: Abort										

(10) AD Converter

ADMODO MODE Reg0 2B0H R R/W R/W R/W R/W R/W R/W R/W R/W R/W R	n	ADS R/W 0 1: Start
Reg0 0 0 0 0 0 0 1: End 1: busy Interrupt in Repeat Mode 1: Repeat 1: Sca A/D VREFON I2AD ADTRGE ADCH2 ADC	n	0
1: End 1: busy Interrupt in Repeat Mode 1: Repeat 1: Sca A/D VREFON I2AD ADTRGE ADCH2 ADC	n	
A/D VREFON I2AD ADTRGE ADCH2 ADC		1. Start
l I I I I I I I I I I I I I I I I I I I	CH1	1. Start
INVONE MODE ABILL DAY DAY		ADCH0
ADMODI MODE 2BIH R/W R/W R/W R/W	W	
Reg1 0 0 0 0)	0
1: VREF IDLE2 1: Enable for Input c	hannel	
On 0: Abort external 000: AN0 AN0		
1: Operate start 001: AN1 AN0 →Al	N 1	
010: AN2 AN0 → A	$N1 \rightarrow$	AN2
011: AN3 AN0 → A	$N1 \rightarrow$	$AN2 \rightarrow AN3$
100: AN4 AN4		
101: AN5 AN4 → A	N5	
110: AN6 AN4 → A	$N5 \rightarrow$	AN6
111: AN7 AN4 → A	$N5 \rightarrow$	1
AD AD Result ADR01 ADR00	<u> </u>	ADR0RF
REG04L Reg 0/4 low 2A0H R		R
Undefined Approx	0.02	0
	R03	ADR02
REG04H Reg 0/4 high 2A1H R Undefined Undefined		
AD AD Result ADR11 ADR10		ADR1RF
REG15L Reg 1/5 low 2A2H R		R
Undefined		0
AD AD Result ADR19 ADR18 ADR17 ADR16 ADR15 ADR14 AD	R13	ADR12
REG15H Reg 1/5 2A3H R		
high Undefined		
AD AD Result ADR21 ADR20		ADR2RF
REG26L Reg 2/6 low 2A4H R		R
Undefined		0
AD AD Result ADR29 ADR28 ADR27 ADR26 ADR25 ADR24 AD	R23	ADR22
REG26H Reg 2/6 2A5H R		-
high Undefined		
AD AD Result ADR31 ADR30	_	ADR3RF
REG37L Reg 3/7 low 2A6H R		R
Undefined		0
AD AD Result ADR39 ADR38 ADR37 ADR36 ADR35 ADR34 AD	R33	ADR32
REG37H Reg 3/7 2A7H R		
high Undefined		

(11) Watchdog Timer

Symbol	Name	Address	7	6	5	4	3	2	1	0
			WDTE	WDTP1	WDTP0			I2WDT	RESCR	_
	WDT		R/W	R/W	R/W			R/W	R/W	R/W
WDMOD	MODE	300H	1	0	0			0	0	0
	Reg		1: WDT	00: 2 ¹⁵ /f _{sys}				IDLE2	1: RESET	Always write
			Enable	01: 2 ¹⁷ /f _{sys}				0: Abort	connect	0.
				10: 2 ¹⁹ /f _{sys}				1: Operate	internally	•
				11: 2 ²¹ /f _{sys}					WDT out	İ
									to Reset	İ
									pin	<u> </u>
						_	_			
WDCR	WD	301H				V	V			
	Control					_	_			
				•	B1H: V	VDT Disable	4EH: WD	T Clear	•	

(12) RTC (Real Time Clock)

Symbol	Name	Address	7	6	5	4	3	2	1	0		
				SE6	SE5	SE4	SE3	SE2	SE1	SE0		
SECR	Second	320H					R/W					
	Reg						Undefined					
			"0"	40 sec.	20 sec.	10 sec.	8 sec.	4 sec.	2 sec.	1 sec.		
				MI6	MI5	MI4	MI3	MI2	MI1	MI0		
MINR	Minute	321H					R/W					
	Reg						Undefined					
			"0"	40 min.	20 min.	10 min.	8 min.	4 min.	2 min.	1min.		
					HO5	HO4	НО3	HO2	HO1	HO0		
HOURR	Hour	322H					R/	W				
	Reg						Unde	fined				
			"0"	"0"	20 hour	10 hour	8 hour	4 hour	2 hour	1 hour		
					(PM/AM)							
								WE2	WE1	WE0		
DAYR	Day	323H				 			R/W			
	Reg								Undefined			
			"0"	"0"	"0"	"0"	"0"	WE2	WE1	WE0		
					DA5	DA4	DA3	DA2	DA1	DA0		
DATER	Date	324H	_				R/	W				
	Reg					Undefined						
			"0"	"0"	20 day	10 day	8 day	4 day	2 day	1 day		
						MO4	MO3	MO2	MO1	MO0		
MONTHR	Month	325H					•	R/W				
	Reg							Undefined				
		PAGE0	"0"	"0"	"0"	10 month	8 month	4 month	2 month	1 month		
		PAGE1								0: Indicator		
										for 12 hours		
										1: Indicator		
										for 24 hours		
			YE7	YE6	YE5	YE4	YE3	YE2	YE1	YE0		
YEARR	Year	326H				R/	W					
	Reg			1		Unde	fined					
		PAGE0	80 year	40 year	20 year	10 year	8 year	4 year	2 year	1 year		
		PAGE1							Leap yea	ar setting		
			INTENA			ADJUST	ENATMR	ENAALM		PAGE		
PAGER	Page	327H	R/W			W	R/	W		R/W		
	Reg(Prohi		0				Unde	fined		Undefined		
	bit RMW)		INTRTC			ADJUST	TIMER	ALARM		PAGE		
			ENABLE				ENABLE	ENABLE		setting		
			DIS1HZ	DIS16HZ	RSTTMR	RSTALM	RE3	RE2	RE1	RE0		
RESTR	Reset	328H				V	V					
	Reg(Prohi			Undefined								
	bit RMW)	_	0: 1HZ	0: 16HZ	1: RESET	1:RESET	ļ	Always	write 0.			
					TIMER	ALARM						

(13) Melody/Alarm Generator

Symbol	Name	Address	7	6	5	4	3	2	1	0		
			AL8	AL7	AL6	AL5	AL4	AL3	AL2	AL1		
	Alarm –					R	/W					
ALM	Pattern	330H				(0					
	Reg					Alarm –I	Pattern set					
			FC1	FC0	ALMINV					MELALM		
MEL-A	Melody/		R/	W	R/W					R/W		
LMC	Alarm	331H	C)	0					0		
	Control		Free-run count	er Control	Alarm		Always	write 0		Output		
	Reg		00: Hold		Frequency					Frequency 0:		
			01: Restart		Invert					Alarm		
			10: Clear		1: Invert					1: Melody		
			11: Clear & Sta		<u> </u>		•			ļ		
			ML7	ML6	ML5	ML4	ML3	ML2	ML1	ML0		
	Melody						/W					
MELFL	Frequency	332H				(0					
	L-Reg			Melody Frequency set (low 8bit)								
			MELON				ML11	ML10	ML9	ML8		
	Melody		R/W		<u> </u>			R/V	W			
MELFH	Frequency	333H	0		<u> </u>		<u> </u>	0)			
	H-Reg		Melody				M	elody Frequen	cy set (high 4b	it)		
			counter		į		į					
			Control									
			0: Stop and									
			Clear		İ		į					
			1: Start				 		!			
	.,					IALM4E	IALM3E	IALM2E	IALM1E	IALM0E		
A L MINTE	Alarm	22411			 			R/W				
ALMINT	Interrupt	334H			<u> </u>	0 S INTALM4 to INTALM0 Alarm Interrupt Enable						
	Enable				Always	IN	NTALM4 to INT	ALM0 Alarm	Interrupt Enal	ole		
	Reg				write 0							

(14) MMU

Symbol	Name	Address	7	6	5	4	3	2	1	0
			L0E					L0EA22	L0EA21	L0EA20
	LOCAL0		R/W						R/W	
LOCAL 0	Control	350H	0						0	
0	Reg		0: Disable					LOCAL0 are	a BANK set	
			1: Enable							
			L1E					L1EA23	L1EA22	L1EA21
LOCAL	LOCAL1		R/W						R/W	
1	Control	351H	0						0	
1	Reg		0: Disable					LOCAL1 area ANK set		
			1: Enable							
			L2E					L2EA23	L2EA22	L2EA21
LOCAL	LOCAL2		R/W						R/W	
2	Control	352H	0						0	
2	Reg		0: Disable					LOCAL2 are	a BANK set	
			1: Enable							
			L3E			L3EA26	L3EA25	L3EA24	L3EA23	L3EA22
LOCAL	LOCAL3		R/W					R/W		
3	Control	rol 353H	0					0		
	Reg		0: Disable				LOC	AL3 area BAN	K set	
			1: Enable							

(15) LCD CONTROLLER (1/5)

Symbol	Name	Address	7	6	5	4	3	2	1	0	
			BAE	AAE	SCPW1	SCPW0	BURSTW	BULK	RAMTYPE	MODE	
						R/	W				
	LCD		0	0	1	0	0	0	0	0	
LCD	Mode	04B0H	Used by B	Used by A	SCP width		SDRAM	SDRAM	Display	Mode	
MODE	Register	0.2011	AREA	AREA	00:Base Mod	le	burst width	Bank	RAM	Selection	
					01:2-clock		always	Selection	Selection	0: RAM	
			0:Disable	0:Disable	10:4-clock		fixed to	0: 64Mbit	0:SRAM	1: SR	
			1:Enable	1:Enable	11:8-clock	1	"0"	1:128Mbit	1:SDRAM		
	Divide		FMN7	FMN6	FMN5	FMN4	FMN3	FMN2	FMN1	FMN0	
LCD-D	FRM	04B1		1	1	R	/W	1		1	
VM	Register		0	0	0	0	0	0	0	0	
	_			1		Setting D	VM bit7-0				
			COM3	COM2	COM1	COM0	SEG3	SEG2	SEG1	SEG0	
						R/	W	•			
			0							į	
I CD CITZ	r CD G.		Setting the I	.CD Commor		SR Mode	Setting the I	LCD Segment		SR Mode	
LCD-SIZ E	LCD Size	04B2H		0000:128	0101:400			0000:128	0101:480		
E	Register			0001:160	0110:480			0001:160	0110:560		
				0010:200			0010:240 0111:640 0011:320				
				0011:240 0100:320							
				0100:320	other: reserve			0100:400	other: reserve		
			LCDON	ALL0	FRMON	TEST	FP9	MMULCD		START	
			LCDON	ALLO	TRIVION	R/		MINICECD	110	START	
			0	0	0	0	0	0	0	0	
			/DOFF	Setting All	Divided	Always	Setting	Specify	Setting	Start Control	
I CD CTI	LCD	0.40.011	Port	COLUMN	FR mode	"0" write	bit9 for	Address	bit8 for	in SR Mode	
LCDCTL	Control	04B3H	1 011	Ports To 0	T It mode	l o mine	fFP [9:0]	Of LCD	i	III DICIIIOGE	
	Register		0:OFF	0: OFF	0: disable			Driver with		0:STOP	
			1:ON	1: ON	1: enable			Built-in RAM	ı	1:START	
				(=ALL0)				0: OFF			
								1: ON			
	LCD		FP7	FP6	FP5	FP4	FP3	FP2	FP1	FP0	
	FRAME					R/	W				
LCD-FFP	FREQU-E	04B4H				()				
	NCY Register					ffp set valu	ue bit7 to 0				
	5								GRAY1	GRAY0	
									R/W	R/W	
	LCD								0	0	
LCDGL	Gray	04B5H							00: monochro		
	Level Register							ļ	01: 4 levels	· -	
	Acgistei			<u> </u>		 !	<u> </u>	<u> </u>	10: 8 levels		
									11: 16 levels		

LCD CONTROLLER (2/5)

Symbol	Name	Address	7	6	5	4	3	2	1	0	
			CDE	CCS					CBE1	CBE0	
			R/	R/W					R/W		
	LCD		0	0					0	0	
LCDCM	Cursor Mode Register	04B6H	Cursor 0:off 1:on	Cursor Color 0: White 1:Black					Cursor Blink i 00: Don't Bli 01: 2 Hz 10: 1 Hz		
						CW4	CW3	CW2	11: 0 . 5 Hz CW1	CW0	
	LCD					CW4	CW3	R/W	CWI	CWU	
	Cursor					0	0	0	0	0	
LCDCW	Width	04B7H				0		or width (X			
	Register						Curs	00000: 1dot	t (MIN)		
						CW4	CW3	CW2	CW1	CW0	
	LCD Cursor Height Register	04B8H					1	R/W			
LCDCH						0	0	0	0	0	
Beserr							Curs	or height (Y 00000: 1dot 11111: 32dot	t (MIN)		
	LCD	rsor PB 04B9H					APB 3	APB 2	APB 1	APB 0	
I CID CID	Cursor							R/	W		
LCDCP	APB Register						0	0	0	0	
							Setting	bit3-0 for cur	sor absolute	position	
	LCD		CAP 7	CAP 6	CAP 5	CAP 4	CAP 3	CAP 2	CAP 1	CAP 0	
LCDCPL	Cursor	04BAH				R/	W				
LCDCPL	AP	04ВАП	0	0	0	0	0	0	0	0	
	Register-L				Setting	bit7-0 for cur	rsor absolute j	osition			
	LCD		CAP 15	CAP 14	CAP 13	CAP 12	CAP 11	CAP 10	CAP 9	CAP 8	
LCDCP	Cursor	04BBH				R/	W				
M	AP	040011	0	0	0	0	0	0	0	0	
	Register-M				Setting	bit15-8 for cu	rsor absolute	position			
	LCD		CAP 23	CAP 22	CAP 21	CAP 20	CAP 19	CAP 18	CAP 17	CAP 16	
LCDCPH	Cursor	04BCH				R/	W				
LCDCIII	AP	O-DCII	0	1	0	0	0	0	0	0	
	Register-H				Setting b	oit23-16 for c	ursor absolute	position			

LCD CONTROLLER (3/5)

Symbol	Name	Address	7	6	5	4	3	2	1	0
	A-area		SA15	SA14	SA13	SA12	SA11	SA10	SA9	SA8
I CADAM	Start	040011				R/	W			
LSARAM	Address	04C0 H	0	0	0	0	0	0	0	0
	Register-M			Setting	start address	A15 ~ A8 fo	or the source d	lata memory i	n A area	
	A-area		SA23	SA22	SA21	SA20	SA19	SA18	SA17	SA16
LSARAH	Start	04C1 H				R/	W			
LSAKAH	Address	04C1 f1	0	1	0	0	0	0	0	0
	Register-H			Setting	start address	A23 ~ A16 fo	or the source of	data memory i	in A area	
	A-area		EA15	EA14	EA13	EA12	EA11	EA10	EA9	EA8
LEADAM	End	0462011				R/	W			
LEARAM	Address	04C2 H	0	0	0	0	0	0	0	0
	Register-M			Setting	end address	A15 ~ A8 for	r the source d	ata memory in	n A area	
	A-area		EA23	EA22	EA21	EA20	EA19	EA18	EA17	EA16
LEADAII	End	046211				R/	W			-
LEARAH	Address	04C3 H	0	1	0	0	0	0	0	0
	Register-H			Setting	end address	A23 ~ A16 fo	or the source of	lata memory i	n A area	
	B-area		SA15	SA14	SA13	SA12	SA11	SA10	SA9	SA8
I CADDM	Start	046411				R/	W	•		•
LSARBM	Address	04C4 H	0	0	0	0	0	0	0	0
	Register-M			Setting	start address	A15 ~ A8 fo	or the source of	lata memory i	n B area	
	B-area		SA23	SA22	SA21	SA20	SA19	SA18	SA17	SA16
I CADDII	Start	04C5 H				R/	W		•	•
LSARBH	Address		0	1	0	0	0	0	0	0
	Register-H			Setting	start address	A23 ~ A16 fe	or the source	data memory	in B area	
	B-area		EA15	EA14	EA13	EA12	EA11	EA10	EA9	EA8
LEARBM	End	04C6 H				R/	W			
LEARDINI	Address Register-M		0	0	0	0	0	0	0	0
				Setting	end address	A15 ~ A8 fo	r the source d	ata memory ii	n B area	
	B-area End	End Address 04C7 H	EA23	EA22	EA21	EA20	EA19	EA18	EA17	EA16
LEARBH						R/	W			
LEARDH	Address		0	1	0	0	0	0	0	0
	Register-H			Setting	end address A	A23 ~ A16 fo	or the source of	lata memory i	in B area	
	C-area		SA7	SA6	SA5	SA4	SA3	SA2	SA1	SA0
LSARCL	Start	04C8 H				R/	W			
LSARCL	Address	04С8 П	0	0	0	0	0	0	0	0
	Register-L			Setting	start address	s A7 ~ A0 for	the source d	ata memory ii	n C area	
	C-area		SA15	SA14	SA13	SA12	SA11	SA10	SA9	SA8
I SADOM	Start	MC0 H				R/				
LSARCM	Address	04C9 H	0	0	0	0	0	0	0	0
	Register-M			Setting	start address	A15 ~ A8 fo	or the source of	lata memory i	n C area	
	C-area		SA23	SA22	SA21	SA20	SA19	SA18	SA17	SA16
LSARCH	Start	04CAH				R/	W			
LUANCII	Address	о-сап	0	1	0	0	0	0	0	0
	Register-H	1		Satting	ctort addrace	123 ~ 116 f	or the source	data mamory	in C oron	

LCD CONTROLLER (4/5)

LGO CCC Gay	Symbol	Name	Address	7	6	5	4	3	2	1	0
Setting Register Setting Set	27111001		. 1001000	,	Ť	 				<u> </u>	·
Serring	LG0L	level data	04D0H			1 -					
LCO Gray September LCO Gray September LCO Gray September LCO Gray September Septembe				0	0	1 0	0	0	0	0	0
EGH Sevel data Calcular C					<u> </u>		!	1	<u> </u>		
Setting	LG0H	level data	04D1H								
LGD Gray September LGD LGD Gray September LGD Gray September LGD Gray September LGD LGD Gray September LGD LGD Gray September LGD LGD Gray September LGD LGD Gray September LGD LGD Gray September LGD				0	0	0	0	0	0	0	0
LCD Gray LCD Gray					<u> </u>	1		i			
Setting	LG1L	level data	04D2H								_
LCD Gray				0	0	0	0	0	0	0	0
LCD Gray LCD LCD Gray LCD LC					I	ī	İ	I	I	l	
Register-L CLO Gray CLO Gra	LG1H		04D3H								0
LCD Gray level data setting Register-L LCD Gray level data setting Register-L LCD Gray level data setting Register-L LCD Gray level data setting Register-L LCD Gray level data setting Register-H LCD Gray level data RCD RCD RCD RCD RCD RCD RCD RCD RCD RCD				1	i 0	į 0	0	j 0	<u> </u>	0	0
Setting Register-L					<u> </u>	-	į	i	i	i	
Register_H	LG2L		04D4H	1						0	0
LCD Gray level data setting Register-H				1	. 0	1 0	0	. 0	. 0	0	0
Setting Register-H					<u> </u>				<u> </u>	<u> </u>	
Register-H	LG2H		04D5H	1						0	0
LCD Gray level data setting Register-L				1	0	1 0	U	0	0	0	U
Setting Register-L											
Register CD Gray Selfing Register CD Gray Selfing Register CD Gray Selfing Register CD Gray Selfing Register CD Gray Selfing Register CD Gray Selfing Register CD Gray Selfing Register CD Gray Selfing Register CD Gray Selfing Register CD Gray Selfing Register CD Gray Selfing Register CD Gray Selfing Register CD Gray Selfing Register CD Gray Selfing Register CD Gray Selfing Register CD Gray Selfing Register CD Gray Selfing Sel	LG3L		04D6H	1							0
LCD Gray level data setting Register-H				1	0	0	0	. 0	0	0	0
Setting Register-H			04D7H								
Register-H	LG3H	setting		1	. 0	i 0			. 0	0	0
LG4L setting				1	<u>;</u> 0	i	. 0	i 1	, 0	U	U
Setting Register-L			04D8H								
Register-L	LG4L			1	i 0	i o			i o	0	0
LG4H				1	! •	<u> </u>		! *	!		·
LCD Gray Level data setting Register-H LCD Gray											
Register-H	LG4H		04D9H	1	! 0	! 0			! 0	0	0
LG5L level data setting Register-L 1				•			·	-			Ů
LGSH Register-L					l	l	, n	AXI	l		
LG5H LCD Gray level data setting Register-H LG6L LCD Gray level data setting Register-L LG6L LCD Gray level data setting Register-L LG6H LCD Gray level data setting Register-H LG7H LCD Gray level data setting Register-L LG7H LCD Gray level data setting Register-L LG7H LCD Gray level data setting Register-L LG7H LCD Gray level data setting Register-L LG7H LCD Gray level data setting Register-L LG7H LCD Gray level data setting Register-L LG7H LCD Gray level data setting Register-L LG7H LCD Gray level data setting Register-L LG7H LCD Gray level data setting Register-L LG7H LCD Gray level data setting RCD	LG5L			1	0	1 0			0	1	0
LG5H		Register-L									
LGSH Setting Register-H					l		D	l W	1		
Register-H	LG5H		04DBH	1	0	0			0	0	0
LG6L level data setting Register-L 1 0 0 0 1 0 1 0 0											
LCD Gray LCD Gray LCD Gray LCD Gray LCD Gray LCD Gray LCD Gray LCD Gray LCD Gray LCD Gray LVD LCD Gray LVD			0.45 577		<u>i </u>		R.	/W	i		
LG6H LCD Gray 04DDH	LG6L	setting	04DCH	1	0	0			0	1	0
LG6H level data setting Register-H 1 0 0 0 0 1 0 0 1 0 0								,			
LCO Setting Register-H	1.631		048844		<u> </u>	<u> </u>	į R	<u>i</u> /W	<u> </u>	<u>i</u>	
LG7L LCD Gray level data setting Register-L LCD Gray level data setting Register-L LCD Gray level data setting O4DFH Setting O4DFH To O O O O O O O O O	LG6H	setting	U4DDH	1	0	0			0	1	0
LG7L level data setting Register-L		_									
LG7H Setting Register-L 1 0 1 0 1 0 1 0 0	1.07		OADEH		<u> </u>		I R	/W	<u> </u>	!	
LG7H	LG/L	setting	04DEH	1	0	1			0	1	0
LG7H level data setting 04DFH 1 0 0 0 1 0 0 1 0 0						-				!	
Setting 04DFH 1 0 0 0 1 0 1 0	I C7U		MDEH		<u> </u>	1	R	/W	<u> </u>	1	
Kegister-H	LG/H	setting	04DFH	1	0	0			0	1	0
		Register-H									

LCD CONTROLLER (5/5)

		OLLER (5/				•				•
Symbol	Name	Address	7	6	5	4	3	2	1	0
	LCD Gray					D/	XX7			
LG8L	level data setting	04E0H	1	0	1	R/ 0	w 1	0	1	0
	Register-L		1	1 0	1 1	U	1 1	. 0	1	0
	LCD Gray			1	i		<u> </u>	ł		
LG8H	level data	04E1H		l	I	R/	W	l		
LOON	setting	04E1H	1	0	1	0	1	0	1	0
	Register-H									
	LCD Gray									
LG9L	level data	04E2H	0			R/				
	setting Register-L		0	1	0	1	0	1	0	1
	_			i	i		<u> </u>	1		
I COII	LCD Gray level data	0.45244			<u> </u>	i R/	W	l		
LG9H	setting	04E3H	1	1	0	1	0	1	0	1
	Register-H			•		•				•
	LCD Gray			į	İ		I	į		
LGAL	level data	04E4H		•	•	R/	W	•		
LOIL	setting	O IL III	1	1	0	1	0	1	0	1
	Register-L									
	LCD Gray						N.7			
LGAH	level data	04E5H	1	! 1	! 0	R/		! 1	. 0	1
	setting Register-H		1	1	0	1	0	1	0	1
	LCD Gray			!	!		1	!		
r CDr	level data	OATIGIT		!		R/	W	!		
LGBL	setting	04E6H	1	1	0	1	0	1	0	1
	Register-L									
	LCD Gray			į	!		<u> </u>			
LGBH	level data	04E7H				R/				
se	setting		1	1	0	1	1	1	0	1
	Register-H								ı	
	LCD Gray level data				<u> </u>	R/	W			
LGCL	setting	04E8H	1	1	0	1	1	1	0	1
	Register-L		•			-				
	LCD Gray	o4E9H		!						
LGCH	level data					R/	W	L		
Locii	setting		1	1	0	1	1	1	0	1
	Register-H									
	LCD Gray			 	1		1	ł		
LGDL	level data setting	I VACAD	1	1	1 0	R/	W 1	1	0	1
	Register-L		1	1	1 0	1	1	1	0	1
	LCD Gray							i		
I CDII	level data	OAEDII			1	R/	W		1	
LGDH	setting	04EBH	1	1	1	1	1	1	0	1
	Register-H						•			
	LCD Gray									
LGEL	level data	04ECH				R/				
	setting Pagister I		1	1	0	1	1	1	0	1
	Register-L			1	1		1	1		
LGEH	LCD Gray level data			<u> </u>	!	R/	<u>!</u> W	<u> </u>		
	setting	04EDH	1	1	0	1	1 1	1	0	1
	Register-H		-	1 -	· · · · · ·	-	<u> </u>			-
	LCD Gray			į			1			
LGFL	level data	04EEH			•	R/	W	•		
LUIL	setting	∪ 4 EEΠ	1	1	1	1	1	1	1	1
	Register-L					·			·	·
	LCD Gray				<u> </u>		<u> </u>	<u> </u>		
LGFH	level data	04EFH	1	1 1	i 1	R/		i 1	1	1
	setting Register-H		1	1	1	1	1	1	1	1
	110513101-11									

(16) SDRAM CONTROLLER

Symbol	Name	Address	7	6	5	4	3	2	1	0
			SDINI	SWRC			SMUXE	SMUXW1	SMUXW0	SMAC
			R/W	R/W				R/W		
	SDRAM		0	0	-	-	0	0	0	0
SDACR Address Control	Address	04F0H	Auto initialize	Write Recovery	Always fixe	d to "10"	Address Mux	SDRAN	A Select	Access Cycle
			0:Disable 1:Enable	0: 1 clock 1: 2 clock			0:Disable 1:Enable		10:128M 11:Reseve	0:Disable 1:Enable
			SFRC	SRS2	SRS1	SRS0	SASFRC			SRC
				R/	W					R/W
	SDRAM		0	0	0	0	0			0
SDRCR	Refresh Control	sh 04F1H	Self Refresh 0:Disable 1:Enable	R 000: 78 001: 97 010:124 011:156	state 101:2 Istate 110:2	l 95state 10state 49state 12state	Auto Self Refresh 0:disable 1:enable			Interval Refresh 0:Disable 1:Enable

(17) 16-Bit Timer

	.,											
Symbol	Name	Address	7	6	5	4	3	2	1	0		
TB0RUN	Timer	180H	TB0RDE	_			I2TB0	TB0PRUN		TB0RUN		
IDORON	Control	10011	R/W	R/W			R/W	R/W		R/W		
			0	0			0	0		0		
			Double	Always			IDLE2		r Run/Stop co	ntrol		
			Buffer 0: Disable	write 0.			0: Stop 1: Operate	0: Stop&0 1: Run (co				
			1: Enable				1. Operate	1. Ruii (C	ount up)			
			TB0CT1	TB0ET1	TB0CPOI	TB0CPM1	TB0CPM0	TB0CLE	TB0CLK1	TB0 CLK0		
TB0-MO D	16-Bit Timer Source CLK	182H	R/	W	W*			R/W				
Ъ	& MODE		0	0	1	0	0	0	0	0		
			TB0FF1 IN	V TRG		Capture Tir		1: UC0	Source Cloc	k		
			O. TDC Div	.1.1.	0: Soft	(TB0IN0, T	B0IN1)	Clear	OO. TROINIO			
			0: TRG Disa 1: TRG Ena		capture 1: Don't	00: disable 01: ↑, ↑		Enable	00: TB0IN0 01: φΤ 1	pın		
			1. TRO Liia		care	10: ↑, ↓			10: φΓ4			
						11: ↑, ↓ (T <i>i</i>	A1OUT)		11: фТ16			
			TB0FF1C1	TB0FF1C0	TB0C1T1	TB0C0T1		TB0E0T1	TB0FF0C1	TB0FF0C0		
TB0FFCR	16-Bit Timer	183H	W	*		R	W	•	W	7*		
	Flip-Flop		1	1	0	0	0	0	0	0		
	Control		00: Invert TE	BOFF1		TB0FF0 Inv			00: Invert TE	BOFF0		
			01: Set					01: Set				
			10: Clear 1: trigger Enable 10: Clear 11: Don't care 11: Don't care							re		
	16-Bit	188H	11. Don't care						111 2011 1 041			
TB0RG0L	Timer	ner (Prohibit	W									
	Register 0L					Unde	efined					
	16-Bit	189H	_									
TB0RG0H	Timer	(Prohibit	W									
	Register 0H	RMW)	Undefined									
	16-Bit	10 4 11										
TB0RG1L	Timer	er 1L (Prohibit RMW)	W									
IDOROIL	Register 1L		Undefined									
	1.6 Dia		- Chachinea									
TB0RG1H	16-Bit Timer	18BH (Prohibit	— W									
IBOKGIII	Register 1H	RMW)	**									
			Undefined									
ED OCDOY	Capture	18CH										
TB0CP0L	Register 0L	18CH	R									
			Undefined									
	Capture		_									
ТВ0СР0Н	Register 0H	18DH	R									
	1.0515101 011		1			Unde	efined					
			_									
	Capture					_	_					
TB0CP1L	Capture Register 1L	18EH					-					
TB0CP1L	Capture Register 1L	18EH					Refined					
TB0CP1L	Register 1L	18EH										
TB0CP1L TB0CP1H		18EH				Unde						

TOSHIBA TMP91C820A

6. Points to Note and Restrictions

(1) Notation

The notation for built-in / I/O registers is as follows register symbol
 bit symbol>

e.g.) TA01RUN <TA0RUN> denotes bit TA0RUN of register TA01RUN.

Read-modify-write instructions

An instruction in which the CPU reads data from memory and writes the data to the same memory location in one instruction.

```
Example 1) SET 3, (TA01RUN) ... Set bit 3 of TA01RUN.
Example 2) INC 1, (100H) ... Increment the data at 100H.
```

• Examples of read-modify-write instructions on the TLCS-900

Exchange instruction

```
EX (mem), R
```

Arithmetic operations

```
ADD (mem), R/# ADC (mem), R/# SUB (mem), R/# SBC (mem), R/# INC #3, (mem) DEC #3, (mem)
```

Logic operations

```
AND (mem), R/# OR (mem), R/# XOR (mem), R/#
```

Bit manipulation operations

```
STCF #3/A, (mem) RES #3, (mem)
SET #3, (mem) CHG #3, (mem)
TSET #3, (mem)
```

Rotate and shift operations

RLC	(mem)	RRC	(mem)
RL	(mem)	RR	(mem)
SLA	(mem)	SRA	(mem)
SLL	(mem)	SRL	(mem)
RLD	(mem)	RRD	(mem)

fc, fs, f_{FPH}, f_{SYS} and one state

The clock frequency input on ins XI and 2 is called f_{OSCH} . The clock selected by DFMCR0 <ACT1~ACT0> is called fc.

The clock selected by SYSCR1 <SYSCK> is called f_{FPH} . The clock frequency give by f_{FPH} divided by 2 is called f_{SYS} .

One cycle of f_{SYS} is referred to as one state.

(2) Points to note

a) AM0 and AM1 pins

This pin is connected to the VCC or the VSS pin. Do not alter the level when the pin is active.

b) EMU0and EMU1

Open pins.

c) Reserved address areas

The TMP91C820A does not have any reserved areas.

d) Warm-up counter

The warm-up counter operates when STOP Mode is released, even if the system is using an external oscillator. As a result a time equivalent to the warm-up time elapses between input of the release request and output of the system clock.

e) Programmable pull-up resistance

The programmable pull-up resistor can be turned ON/OFF by a program when the ports are set for use as input ports. When the ports are set for use as output ports, they cannot be turned ON/OFF by a program.

The data registers (e.g. P5) are used to turn the pull-up/-down resistors ON/OFF. Consequently read-Modify-write instructions are prohibited.

f) Watchdog timer

The watchdog timer starts operation immediately after a Reset is released. When the watchdog timer is not to be used, disable it.

g) AD converter

The string resistor between the VREFH and VREFL pins can be cut by a program so as to reduce power consumption. When STOP Mode is used, disable the resistor using the program before the HALT instruction is executed.

h) CPU (micro DMA)

Only the LDC cr, r and LDC r, cr instructions can be used to access the control registers in the CPU (e.g. the Transfer Source Address Register (DMASn)).

i) Undefined SFR

The value of an undefined bit in an SFR is undefined when read.

i) POP SR instruction

Please execute the POP SR instruction during DI condition.

7. PACKAGE

Package Name: P-LQFP144-1616-0.40

