

No. 2076D

LC6520C, 6522C, LC6520H, 6522H

Single-Chip 4-Bit Microcomputers for Medium/Large-Scale Control-Oriented Applications

The LC6520C/H are single-chip 4-bit microcomputers that contain a 4K-byte ROM, 1K-bit RAM, have 42 pins, and are fabricated using CMOS process technology. Besides 8 input/output common ports of 32 pms and an input port of 4 pins, the LC6520C/H have specific ports that are used to provide the interrupt function, 4 bit/8 bit serial input/output function, and burst pulse output function. All output ports are of the open drain type with a withstand voltage of 15 V and a drive current of 20 mA and have the option of containing a pull-up resistance bitwise


The LC6520C/H are the same as our LC6500 series in the basic architecture of the CPU and the instruction set, but are made more powerful in the stack level and the cycle time.

The LC6522C/H are the same as the LC6520C/H, except that they contain a 2k-byte ROM, 512-bit RAM.


Features

- Instruction set with 80 instructions (Common to the LC6500 series)
- ROM/RAM
 - 4096 bytes/1024 bits (LC6520C/H)
 - 2048 bytes/512 bits (LC6522C/H)
- Instruction cycle time: 6 µs
 - 6 μ s (C version, V_{DD} = 3 to 5.5 \forall) 2.77 μ s (C version, V_{DD} = 4 to 5.5 \forall)
 - 9.92 μ s (H version, VDD = 4.5 to 5.5V)
- Serial input/output interface x 1 (4 bits/8 bits program-selectable)
- I/O ports
 - Input port: 4 pins
 - Input/output common ports: 32 pins
 - Input input/output withstand voltage. 15 V max (all input input/output ports)
 - Output current:
- 20 mA max (all output ports)
- Pull-up resistance:
- May be contained bitwise by option. (All output ports)
- Output level during reset:
- For ports C.D. output (H or L) during reset may be specified portwise by option.


Package Dimensions 3025B-D42SIC



Package Dimensions 3052A-Q48A1C



SANYO Electric Co., Ltd. Semiconductor Business Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN



Pin Description


Pin Name	Pins	1/0	Functions	Options	During Reset
V _{DD} V _{SS}	1 1	·	Power supply		And the state of t
OSC1	1	Input	Pin for externally connecting R, C or a ceramic resonator for	(1) External clock input (2) 2-pin RC OSC (3) 2-pin ceramic	
OSC2	1	Output	system clock generation For the external clock mode, the OSC2 pin is open.	resonator OSC (4) Predivider option 1. Mo. predivider 2. 1/3 predivider 3. 1/4 predivider	
PA0 PA1 PA2 PA3	4	Input/output	 Input/output common port A0 to 3. 4-bit input (IP instruction) 4-bit output (OP instruction) Single-bit decision (BP, BNP instructions) Single-bit set/reset (SPB, RPB instructions) Standby is controlled by the PA3 (or PA0 to 3). The PA3 (or PA0 to 3) pin must be free from chattering during the HALT instruction execution cycle. 	(1) Open drain type output (2) With pull-up resistance (1), (2): Specified bit by bit.	(Output Nch transistor OFF)
PB0 PB1 PB2 PB3	4	Input	Input Port Bo to 3 4-bit input (IP instruction) Single-bit decision (BP, BNP instructions)		
PC0 PC1 PC2 PC3	4	Input/output	Input/output common port Co to 3. The functions are the same as for the PAo to 3. (Note) Output ("H" or "L") during reset may be specified by option. (Note) No standby control function is provided.	(1) Open drain type output (2) With pull-up resistance (3) Output during reset: "H" (4) Output during reset: "L" (1), (2): Specified bit by bit. (3), (4): Specified in a group of 4 bits.	"H" output"L" output (Option- selectable)
PD ₀ PD ₁ PD ₂ PD ₃	/4	Input/output	• Input/output common port D ₀ to The functions, options are the same as for the PC ₀ to 3.	Same as for the PC ₀ to 3.	Same as for the PC ₀ to 3.
PEO PE1 PE2 PE3	4	Input/outbut	 Input/output common port E₀ to 3 4-bit input (IP instruction) 4-bit output (OP instruction) Single-bit decision (BP, BNP instructions) Single-bit set/reset (SPB, RPB instructions) PE₀: With burst pulse (64T_{CYC}) output function 	(1) Open drain type output (2) With pull-up resistance (1), (2): Specified bit by bit.	• "H" output (Output Nch transistor OFF)

Continued on next page.

Continued from preceding page.

Pin Name	Pins	1/0	Functions	Options	During Reset
PF ₀ /SI PF ₁ /SO PF ₂ /SCK PF ₃ /INT	4	Input/output	 Input/output port F0 to 3 The functions, options are the same as for the PE0 to 3. However, no burst pulse output function is provided. PF0 to 3: Also used for serial interface, INT input. Programselectable. 4 bits/8 bits of serial input/output: Program-selectable SI: Serial input port SO: Serial output port SCK: Serial clock input/output 	Same as for the PE ₀ to 3.	Same as for the PEO to 3. Serial port: Disable Interrupt source: INT
PG ₀ PG ₁ PG ₂ PG ₃	4	Input/output	• Input/output common port Gn to 3 The functions, options are the same as for the PEn to 3. However, no burst pulse output function is provided.	Same as for the PEO to 3.	Same as for the PE ₀ to 3.
Plo Pl1 Pl2 Pl3	4	Input/output	Input/output common port lo to 3 The functions, options are the same as for the PG ₀ to 3.	Same as for the PG ₀ to 3.	Same as for the PGo to 3.
PJ ₀ PJ ₁ PJ ₂ PJ ₃	4	Input/output	Input/output common port Jo to The functions, options are the same as for the PG0 to 3.	Same as for the PGO to 3.	Same as for the PG ₀ to 3.
RES	1	Input	System reset input For power-up reset, C is connected externally. For reset start, "L" level is applied for 4 clock cycles or more.		
TEST	1	Input	LSI test pin Normally connected to VSS		

System Block Diagram




STS:

Oscillator Circuit Option

Option Name	Circuit	Conditions, etc.
1. External Clock	7 000 1	Input: Schmitt type
2. 2-pin RC OSC	Cext OSC1	Input: Schmitt type
3. Ceramic Resonator OSC	C1 OSC1 Ceramic resonator OSC 2 C2 R	

Predivider Option




Options of Ports C, D Output Level during Reset

For input/output common ports C, D, either of the following two output levels may be selected in a group of 4 bits during reset by option.

Option Name	Conditions, etc.
1. Output during reset: "H" level	All of 4 bits of ports C, D
2. Output during reset: "L" level	All of 4 bits of ports C, D

Options of Port Output Configuration

For each input/output-common port, either of the following two output configurations may be selected by option (bitwise).



Development Support

The following are available to support the LC6520, LC6522 program development.

- (1) User's Manual
 - "LC6554 Series User's Manual" No. E21B. (Issued in December, 1987)
- (2) Development Tool Manual

For the EVA-410 system, refer to the description of Development Support Tools in "LC6554 Series User's Manual". For the EVA-800 system, refer to "EVA-800-LC6554 Series Development Fool Manual".


- (3) Development Tools
 - 1) For program development (EVA-410 system)
 - i. MS-DOS host computer system (Note 1)
 - ii, MS-DOS base cross assembler (LC65S,EXE)
 - iii. Evaluation kit (EVA-410C or EVA-420)
 - iv. Evaluation kit target board (EVA-TB6520/22/54/43/46), evaluation chip (LC6595)
 - 2) For program evaluation
 - i. Piggyback (LC65PG20/22), with socket for conversion of number of piggyback pins


Note. For notes on program evaluation, do not fail to refer to "5-3-1. Notes on when evaluating programs for the LC6520/22" in "LC6554 Series User's Manual".


Appearance of Application Development Tools

EVA-410 System










- 3) For program development (EVA-800 system)
 - i. IBM PC/XT, IBM PC-AT (Note 1) compatible Sanyo MS-DOS machine
 - ii. Cross assemblerMS-DOS base cross assembler: (LC65S.EXE)
 - iii. Host control program: (EVA800.EXE)
 - iv. Evaluation chip: LC6595
 - v. Emulator : EVA-800 or EVA-850 control board and evaluation chip board (Note 2)

Appearance of Development Support System

EVA-800 System



(Note 1) IBM PC/XT, IBM PC-AT: Products of IBM Corporation
MS-DOS: Trademark of Microsoft Corporation

(Note 2) The EVA-800 is a general term for emulator. A suffix (A, B ...) is added at the end of EVA-800 as the EVA-800 is improved to be a newer version. Do not use the EVA-800 with no suffix added.

Main Specifications of the LC6520C, 6522C

Absolute Maximum Ratings/Ta	= 25°C, Vs	s = 0V		unīt	
Maximum Supply Voltage	V _{DD} max		-0.3 to +7.0		
Output Voltage	Vo	OSC2 Allowable up to volt		.34	
Input Voltage	V _I (1)		3 to V _{DD} +0.3	V.	
	V ₁ (2)		3 to VDD+0.3	V.	
	V ₁ (3)	PB ₀ to 3	-0.3 to +15		31.
Input/Output Voltage	V ₁₀ (1)	Port of OD type	-0.3 to +15	Posic As	7
, , ,	V _{IO} (2)	Port of PU type -0.5	} to V _{DD} +0.3	• V	#
Peak Output Current	IOP	Input/output port	-2 to +20	. mA //	
Average Output Current	IOA	Input/output port:	-2 to +20	76 S	
	·OA	Per pin over the period of 100 misec.			
	ΣI_{OA} (1)	Total current of PAo to 3, PCo to 3,	-30 to +140	mÁ	
	OA	PDo to 3 and PEo to 3 (Note 2)		11	
	ΣI_{OA} (2)	Total current of PFo to 3, PGo to 3,	-30 to +140		
	, , , , , , , , , , , , , , , , , , 	Plo to 3 and PJo to 3, (Note 2)	h. 7	are a second	
Allowable Power Dissipation	Palmax (1)	DIP package, T _a = -30 to +70°C	600	∕ mW	
		QIP package, $T_a = -30$ to +70°C	400		
Operating Temperature	Topr	a puonago, i.a.	_30 to +70		
Storage Temperature	T _{stg}		-55 to +125	°č	
otorago romporataro	· stg		77	•	
Allowable Operating Condition	s/T _a = _30 t	o +70°C, V _{SS} = 0V, V _{DD} = 3.0 to 5.5	V // min	typ max	unit
Operating Supply Voltage	V _{DD}	VDD	3.0	5.5	V
Standby Supply Voltage	V _{st}	VDD: RAM, resister hold (Note 3)	1.8	5.5	v
"H"-Level Input Voltage	νςι V _{IH} (1)	Port of OD type, PBo to 3	0.7V _{DD}	+13.5	v
11 -Level impat voltage	*10 17	Output Nch Tr OFF	0	10.0	•
	V _{IH} (2)	Port of PU type: Output Nch Tr OFF	0.7V _{DD}	v_{DD}	V
	V _{IH} (3)	SCK, SI, INT of OD type:	0.8V _{DD}	+13.5	v
	VIH (3)	Output Neh Tr OFF	0.04 00	, 10.5	•
	V _{IH} (4) 📝	SCK, SI, INT of PU type:	0.8V _{DD}	V_{DD}	V
	VIH (T)	Output Net Tr OFF	0.04 00	٠٥٥	•
	V _{IH} (5)	RES	0.8V _{DD}	V_{DD}	٧
	VIH (6)	OSC1: External clock mode	0.8V _{DD}	VDD	v
	A 1 lb 7 lb 1	Ober External Cock mode	0.04 DD	יטטי	•
	11		min	typ max	unit
"L"-Level Input Voltage	۷ _ا ۱ (1)	PORT: V _{DD} = 4 to 5.5V,	V _{SS}	0.3V _{DD}	V
z -zever input voltage	/ IL ()	Output Nch Tr OFF	* 33	0.01	•
A Company	V _{IE} (2)	PORT: Quiput Nch Tr OFF	v_{SS}	0.25V _{DD}	V
and the second s	VIL (3)	ÎNT, SCK, SI: V _{DD} = 4 to 5.5V	VSS	0.25V _{DD}	v
production of the second of th	IL W	Output Nch Tr OFF	• 33	0.201	•
and part of	V _{1L} (4)	INT, SCK, SI: Output Nch Tr OFF	v_{SS}	0.2V _{DD}	٧
	VIL (5)	OSC1: V _{DD} = 4 to 5.5V,	VSS	0.25V _{DD}	v
	V (E.10)	External clock mode	* 33	0.201 00	•
	V _{fL} (6) /	OSC1: External clock mode	v_{SS}	0.2∨ _{DD}	٧
// %	V _{IL} (7)	TEST: V _{DD} = 4 to 5.5V	VSS	0.3∨ _{DD}	v
	V _{IL} (8)	TEST	V _{SS}	0.25V _{DD}	v
	VIL (9)	RES: V _{DD} = 4 to 5.5V	VSS VSS	0.25V _{DD}	v
	V₁[(a) V₁[(10)	RES	VSS VSS	0.2V _{DD}	v
Operating Frequency	S' 3'			See Table 2.	*
(Cycle Time)	/top /Taual	(V _{DD} = 4.0 to 5.5V)	(2.77)	(20)	(µs)
Toyote History	(T _{cyc})	(VDD - 4.0 to 0.5V)	(6.0)	(20)	(μs)
	•		(0.0)	(20)	(ha)

Continued from preceding page.					
External Clock Conditions (Whe	en the extern	al clock or 2-pin RC OSC option is selected)	min tvp	max	unit
Frequency	fext	OSC1: Fig. 1	See Table		unit
Pulse Width	text	OSC1: V _{DD} = 4 to 5.5V, Fig. 1	90		ns
Taise Wiatii	texth,		180 /		ns
Rise/Fall Time	textE,	OSC1: V _{DD} = 4 to 5.5V, Fig. 1		30	ns
THISCAL ATT THE	textF	OSC1: Fig. 1		100	ns
	Crextr	0001, 1 ig. 1			
		ä		Salah Salah	Nan.
Oscillation Guaranteed Cons	_		220±5%		~ P
2-Pin RC Oscillation	C _{ext}	OSC1, OSC2: VDD = 4 to 5.5V, Fig. 2		i 3	/p/ KO
	R _{ext}	OSC1, OSC2: V _{DD} = 4 to 5.5V, Fig. 2	6.8±1%	1.	kΩ pF
	C _{ext}	OSC1, OSC2: Fig. 2	270±5%	and the same of th	
	R _{ext}	OSC1, OSC2: Fig. 2	15±1%		kΩ
Ceramic Resonator Oscillation	on	Fig. 3	See Table	7	
				<i>F</i>	
		C, V _{SS} = 0V, V _{DD} = 3.0 to 5.5V	mm typ		unit
"H"-Level Input Current	I _{IH} (1)	Port of open drain type, PB0 to 3:		+5.0	μΑ
		Output Nch Tr OFF, Including OFF	# 1/		
		leakage current of Nch Tr.	The state of the s		
		$V_{IN} = +13.5V$	get god of		
	l _{IH} (2)	OSC1: External clock mode, VIN = VDD	and the state of t	+1.0	μΑ
"L"-Level Input Current	կլ (1)	Port of open drain type, PBn to 38	-1,0		μΑ
		Output Nch Tr OFF, VIN = VSS	1		
	l∤∟ (2)	Port with pull-up resistance	-1.3 —0.35		mΑ
		Output Nch Tr OFF, VIN VSS			
	Iլ <u>է</u> (3)	··· ·	–4 5 –10		μΑ
	lլ∟ (4)		–1.0		μΑ
		Vin ₹Vss 《			
"H"-Level Output Voltage	V _{OH} (1)	Port with pull-up resistance: // VDD-	-1.2		V
		$V_{DD} = 4 \text{ to 5.5V}, I_{OH} = -50 \mu\text{A}$			
	V _{OH} (2)	Port with pull-up resistance: / VDD-	-0.5		V
	and the state of t	lon = -10 μA		4 -	
"L"-Level Output Voltage	VOL (1)			1.5	V
	VOL (2)	Port: IOL = 1 mA, When IOL of		0.5	V
	and the second second	each port is 1 mA or less.	0.417		.,
Hysteresis Voltage	V _{Hys}	RES, INT, SCK, SI,	0.1V _{DD}		٧
	11 1	OSC1 of Schmitt type (Note 6)			
Comment Dissipation		Operation mode, Output Nch Tr OFF, Port	~ V.n.o.		
Current Dissipation 2-Pin RC Oscillation	/1 	Vpp: Vpp ≠ 4 to 5.5V, Fig. 2	- V D D 2	5	mΑ
2-FINING Oscillation	יין אטטטיי	мрр. мрр. – 4 to 5.5 v , г ig. 2 fosc = 7,50 kHz typ	-	J	11177
gath a gath	Inean (9)	V _{DD} ; Fig. 2 f _{osc} = 350 kHz typ	1.5	4.5	mΑ
Caramia Basanatar	1000P (2)	VDD: Fig. 3 VDD = 4 to 5.5V, 4MHz,	5	10	mΑ
Ceramic Resonator Oscillation	ישו לטטטיי.	1/3 predivider	Ū		, .
Oscillation /	Innan (4)	N_{DD} : Fig. 3 V_{DD} = 4 to 5.5V, 4MHz,	5	10	mΑ
	TODOP (TI	1/4 predivider	Ū		,,,,,
//	Innon (6)	V _{DD} : Fig. 3 400kHz	1.5	4	mΑ
	(6) PODG	V _{DD} : V _{DD} = 4 to 5.5V, Fig. 3 800kHz	2	5	mΑ
External Clock	IDDOF (7)	V _{DD} : 200 kHz to 667 kHz,	2	5	mΑ
External glock	ייז יוטעטיי	1/1 predivider	_	•	.,,,
	A sale	600 kHz to 2000 kHz, 1/3 predivider			
	Sept Sept 3	800 kHz to 2667 kHz, 1/4 predivider			
	(IDDOB (8)	V _{DD} : V _{DD} = 4 to 5.5V,	3	10	mΑ
	יטטטטר יפו	200 kHz to 1444 kHz, 1/1 predivider	J		, .
and the second of the second		600 kHz to 4330 kHz, 1/3 predivider			
		800 kHz to 4330 kHz, 1/4 predivider			
Standby Mode	1 _{DDSt}	V _{DD} : V _{DD} = 5.5V (Output Nch Tr OFF,	0.05	10	μΑ
5ta5575dc	יטטטנ	VDD: VDD = 3V Port = VDD	0.025	5	μΑ
		· DD · · DD · · · · · · · · · DD		_	

Continued on next page.

						
Continued from preceding page.						
Oscillation Characteristics			min	typ	max	unit
Ceramic Resonator Oscillation	_	0004 0000 5' 0 (400111	200	400	400	lal I =
Oscillation Frequency	fCFOSC	OSC1, OSC2: Fig. 3 f ₀ = 400 kHz	392 784	400 800	408 816	kHz kHz
	(Note 4)	OSC1, OSC2: $V_{DD} = 4 \text{ to } 5.5V$, Fig. 3 $f_0 = 800 \text{ kHz}$	/04	000	010	KIIZ
		OSC1, OSC2: $V_{DD} = 4 \text{ to } 5.5V$,	2940	3000	3060	kHz
		Fig. 3 $f_0 = 3 \text{ MHz}$, 1/3 predivider,	- 7/	A Same of the Same	`	
		1/4 predivider	11	and the same	Color of Children	
		OSC1, OSC2: $V_{DD} = 4 \text{ to } 5.5V$,	3920	4000	4080	kHz
·		Fig. 3 $f_0 = 4$ MHz, $1/3$ predivider,	// 4			<i>>]</i>
		1/4 predivider		· The	al de la companya de	S. C. Barrier
Oscillation Stabilizing	tCFS	Fig. 4 $f_0 = 400 \text{ kHz}$		100	10	ms
Period		V _{DD} = 4 to 5.5V, Fig. 4			10	ms
O Disa DO Ossillasias		f _o = 4 MHz, 3 MHz, 800 kHz		j.		
2-Pin RC Oscillation Oscillation Frequency	fuence /1\	OSC1, OSC2: V _{DD} = 4 to 5.5V, Fig. 2	E46	750	1156	kHz
Oscillation Frequency	MOSC (1)	$C_{\text{ext}} = 220 \text{ pF} \pm 5\%, R_{\text{ext}} = 6.8 \text{ k}\Omega \pm 1\%$	910	/30	1130	KITZ
	fMosc (2)	OSC1, OSC2: Fig. 2,	222	350	609	kHz
	·MOSC (=/	$C_{\text{ext}} = 270 \text{ pF} \pm 5\%, R_{\text{ext}} = 15 \text{ k}\Omega \pm 1\%$		production of the second		
Pull-up Resistance		7	a de de	l e		
I/O Port Pull-up Resistance	Rpp	Port of PU type: VDD = 5V		14		kΩ
External Reset Characteristics	pp		and the second			
"H"-Level Threshold	V_{tH}		0,5V _{DD}	0.8	3V _{DD}	V
"L"-Level Threshold	V _t L		0.2∨ _{DD}	0.5	5V _{DD}	٧
Reset Time	TRST			See Fig.	5.	
Pin Capacitance	CP	f = 1 MHz, Other than pins to be		10		pΕ
		tested, VIN = VSS				
Serial Clock		201/ /	2.0			
Input Clock Cycle Time	tCKCY (1)	SCK: V _{DD} = 4 to 5.5 V, Fig. 6	3.0 12.0			μs
Output Clock Cycle Time	tokov (2)	SCK (TCYO = 4 x System clock		CTCYC		μs μs
Output Clock Cycle Time	TUKUY (2)	period), Fig. 6	047	CICYC		μο
(Input Clock	tCKL (1)		1.0			μs
"L"-Level Pulse Width	·CKL	SCK	4,0			μs
Output Clock	tCK L (2)	SCK, Fig. 6	32 >	TCYC		μs
"L"-Level Pulse Width	27			0.0		
Input Clock	TCKH (1)	SCK: V _{DD} = 4 to 5.5V, Fig. 6	1,0			μs
L''H''-Level Pulse Width		SCK.	4.0			μs
Output Clock	tCKH (2)	SCK: Fig. 6	32 >	CYC		μs
L"H"-Level Pulse Width	April 2 h					
Serial Input		201 0 / / C 16 A 6 00 C 51 C	0.5			
Data Setup Time	rick	SI: Specified for 1 of SCK, Fig. 6 SI: Specified for 1 of SCK, Fig. 6	0.5			μs
Data Hold Time	tcki 🐪	Signification for SCK, Fig. 6	0.5			μs
Output Delay Time	toko	SO: V _{DD} = 4 to 5.5V,			0.5	μs
Catput Bolly , mo	tcko	Specified for ↓ of SCK,			0.0	,
	N 11	Nch OD only: External 1 kohm,				
		external 50 pF, Fig. 6				
	A A	SO			2.0	μ s
Pulse Output	A AM			_		
Period	₹ PCY	PEO: TCYC = 4 x System clock period,	64 :	x TCYC		μs
	, f	Nch OD only: External 1 kohm,				
"H"-Level Pulse Width	.	external 50 pF, Fig. 7	22 4 T	n 40±100	v	
"L"-Level Pulse Width	tPH tPL	PEO: PEO:		CYC±109 CYC∓109		μs μs
					'U	μ
is allowable	under the osci	llating conditions in Fig. 3, up to the oscillation	amplitude g	enerated		
Note 2: Average over the period of	100 msec.					
	V _{DD} must be	held until the standby mode is entered after	the executio	n of the		
HALT instruction,	must be free f	rom chattaring during the UALT instruction and	aution aval-			
		rom chattering during the HALT instruction exe ency. There is a tolerance of approximately 19				
frequency at the ceramic m	ode and the n	ominal value presented by the ceramic resonator				
refer to the specification for						
Note 5: When mounting the QIP ve Note 6: The OSC1 becomes the Sch		pard, do not dip it in solder. In the OSC option is the 2-pin RC OSC or extern	al clock OSC	. :		
	-, -, -, -, -, -, -, -, -, -, -, -, -, -	So about to me white the day of enterin				




Fig. 1 External Clock Input Waveform




Fig. 2 2-Pin BC Oscillation Circuit




Fig. 3 Ceramic Resonator Oscillation Circuit




Fig. 4 Oscillation Stabilizing Period




Fig. 5 Reset Circuit

Note 7: When the rise time of the power supply is 0, the reset time becomes 10 ms to 100 ms at CRES = 0.1 µF. If the rise time of the power supply is long, the value of CRES must be increased so that the reset time becomes 10 ms or greater.

4MHz (Murata)	c 1	33pF±10%
CSA4.00MG	c2	33pf±10%
	R	0Ω
4MHz (Kyocera)	c 1	33pF±10%
KBR4,0MS	C 2	33pf±10%
	R	οΩ
3MHz (Murata)	¢ 1	33pf ± 10%
CSA3,00MG	c 2	33pf ± 10%
	Ř	ΟΩ
3MHz (Kyocera)	¢1	47pf±10%
KBR3,0MS	C 2	47pf±10%
	R	ΟΩ

	_	
800kHz (Murata)	c 1	220pf±10%
CSB800D CSB800K	c2	220pf±10%
CSB800K	Ŕ	ďΩ
800kHz (Kyocera)	C 1	150pf±10%
KBR800H	_ C 2	150pf±10%
	R 🦸	ΟΩ
400kHz (Murata)	Ç.A.	470pf±10%
CSB400P	/c 2	470pf±10%
	Ŕ	0Ω 🦠
400kHz (Kyocera)	c 1	330pf±10%
KBR400B	c 2	330pf±10%
	R 🖟	Ö Ω

Table 1 Constants Guaranteed for Ceramic Resonator Oscillation





Fig. 6 Serial Input/Output Timing



The load conditions are the same as in Fig. 6.

Fig. 7 Pulse Output Timing at Port PE0

Circuit Configuration	Frequency	Predivider Option (Cycle Time)	V _{DD}	Remarks	
Ceramic Resonator Option	400 kHz	1/1 (10 μs)	3 to 5.5V	Unusable with 1/3,	
option:	800 kHz	1/1 (5 μs) 1/3 (15 μs) 1/4 (20 μs)	4 to 5.5V 4 to 5.5V 4 to 5.5V		
	3 MHz	1/3 (4 μs) 1/4 (5.33 μs)	4 to 5.5√ 4 to 5.5∨	Unusable with 1/1 predivider	
	4 MHz	1/3 (3 μs) 1/4 (4 μs)	4 to 5.5V A to 5.5V	Unusable with 1/1 predivider	
External Clock Option or External Clock Drive by RC OSC Option	200 to 667 kHz 600 to 2000 kHz 800 to 2667 kHz 200 to 1444 kHz 600 to 4330 kHz 800 to 4330 kHz	1/1 (20 to 6 \(\mu_s\)) 1/3 (20 to 6 \(\mu_s\)) 1/4 (20 to 6 \(\mu_s\)) 1/1 (20 to 2,77 \(\mu_s\)) 1/3 (20 to 2,77 \(\mu_s\)) 1/4 (20 to 3,70 \(\mu_s\))	3 to 5.5V 3 to 5.5V 3 to 5.5V 4 to 5.5V 4 to 5.5V 4 to 5.5V	A de de la companya d	
External Clock Drive by Ceramic resonator OSC Option		drive is impossible. When I clock option or RCOSC		al clock drive,	
RC OSC Option	Used with 1/1 predivider, recommended constants ($V_{DD} = 4$ to 5.5V, $V_{DD} = 3$ to 5.5V). If used with other than recommended constants, the predivider option, frequency, V_{DD} range must be the same as for the external clock option.				

Table 2 Table of Oscillation, Predivider Option (All selectable combinations are shown. Do not use any other combinations than shown above.)

RC Oscillation Characteristic of the LC6520C, 6522C

Fig. 8 shows the RC oscillation characteristic of the LC6520C, 6522C. For the variation range of RC OSC frequency of the LC6520C, 6522C, the following are guaranteed at the external constants only shown below.

```
1) V<sub>DD</sub> = 3.0V to 5.5V, T<sub>a</sub> = -30°C to +70°C

External constants Cext = 270 pF, Rext = 15 kohms


222 kHz≤ f<sub>mosc</sub> ≤ 609 kHz

2) V<sub>DD</sub> = 4.0V to 5.5V, T<sub>a</sub> = -30°C to +70°C
```

External constants $C_{ext} = 220 \text{ pF}$, $R_{ext} = 6.8 \text{ kohms}$ $515 \text{ kHz} \le f_{mosc} \le 1156 \text{ kHz}$

If any other constants than specified above are used, the range of Rext = 4 kohms to 23 kohms, Cext = 150 pF to 400 pF must be observed. (See Fig. 8.)

Note 8: The oscillation frequency at $V_{DD} = 5.0V$, $T_a = 25^{\circ}$ C must be in the range of 350 kHz to 750 kHz. Note 9: The oscillation frequency at $V_{DD} = 4.0V$ to 5.5V, $T_a = -30^{\circ}$ C to $+70^{\circ}$ C and $V_{DD} = 3.0V$ to 5.5V, $T_a = -30^{\circ}$ C to $+70^{\circ}$ C must be within the operation clock frequency range. (See Table 2.)



 $V_{DD} = 5V$ $T_a = 25^{\circ}C$

Fig. 8 RC Oscillation Frequency Data (Typ.)

and a manager continued a	£ 41 1	OCEDALL	CEOOLI
Main Specifications of	T the L	LUDDZUH.	00ZZH


Absolute Maximum Ratings/Ta	= 25°C \/ac	ov		, unit	
Maximum Supply Voltage	VDD max	5-0V	-0.3 to +7.0	V	
Maximum Supply Voltage		OSC2 Allowable up to volt		v	
Output Voltage	V ₀	OSC2 Allowable up to voit		•	
Input Voltage	V ₁ (1)		to VDD+0.3	V	
	V ₁ (2)		to VDD+0.3	V	
	V _I (3)	PB ₀ to 3	0.3 to +15	V	
Input/Output Voltage	V _{IO} (1)	Port of OD type	∕_∕-0.3 to +15	V	
	V ₁₀ (2)		to V _{DD} +0.3	V	
Peak Output Current	IOP	Input/output port	-2 to +20	mA	
Average Output Current	¹ 0A	Input/output port: Per pin over	-2 to +20	mΑ	
•		the period of 100 msec.			
	Σ IOA (1)	Total current of PAO to 3, PCO to 3,	-30 to +140	mA	
	, i	PDo to 3, and PEp to 3 (Note 2)			
	ΣΙΟΑ (2)	Total current of PFO to 3, PGO to 3,	-30 to +140	mA	•
		and Plo to 3, PJo to 3 (Note 2)			
Atlawable Power Dissination	Pa max (1)	DIP package, $T_a = -30 \text{ to } +70^{\circ}\text{C}$	600	mW	
Allowable to the Blockpation	Parmax (2)	QIP package, T _a = +30 to +70°C	400	mW	
Operating Frequency	_2" 4"	30.00.00.700	-30 to +70	°C	
Storage Temperature	Topg		-55 to +125	°Č	
Storage remperature	l stg		-55 10 1125	Ü	
All La Onavating Conditions	/T - 30 •	e +70°C, VSS = 0V, VDD = 4.5 to 5.5	V min	typ max	unit
			4.5	5.5	V
Operating Supply Voltage	VDD	VDD // VDD:/RAM, resister hold (Note 3)	1.8	5.5 5.5	v
Standby Supply Voltage	Vst				v
"H"-Level Input Voltage	Vin (1)	Port of OD type, PB0 to 3:	0.7V _{DD}	+13.5	V
) () () () () () () () () () (Output Nch Tr OFF	0.717	.,	
	V _{IH} (2)	Port of PU type: Output Nch Tr OFF		VDD	V
	AIH (3)	SCK, SI, INT: Output Nch Tr OFF	0.8V _{DD}	+13.5	V
//	VIH (4)/	SCK, SI, INT: Output Nch Tr OFF	0.8V _{DD}	VDD	V
	V _{IH} (5)	RES	$0.8V_{DD}$	V_{DD}	V
	V _{1H} (6)	OSC1: External clock mode	0.8V _{DD}	V_{DD}	V
"L"-Level Input Voltage	∨ ړ <u>(1)</u>	Port: Output Nch Tr OFF	v_{SS}	0.3∨ _{DD}	V
	У <u>ј</u> £ (2)	INT, SCK, SI: Output Nch Tr OFF	V_{SS}	0.25V _{DD}	V
	″У∣∟ (3)	OSC1: External clock mode	v_{SS}	0.25V _{DD}	V
	∕V _{IL} (4)	TEST	v_{ss}	0.3V _{DD}	V
	V _{IL} (5)	RES	VSS	0.25V _{DD}	٧
Operating Frequency	fop		See Ta	able 2.	
(Cycle Time)	(T _{cyc})		(0.92)	(20)	(µs)
(0)	. 676		,,	, .,	., .,
External Clock Conditions (Whe	en the extern	nal clock option is selected)			
Frequency	f _{ext}	OSC1: Fig. 1	See Ta	able 2.	
Pulse Width	(textH,	OSC1: Fig. 1	90		ns
I UISC TITULIT	textL	····			
Rise/Fall Time		OSC1: Fig. 1		30	ns
Mise/ Fair Time	textR,	0001111g, 1		50	113
	(^t extF				
Oscillation Guaranteed Constant	ts		_		
Ceramic Resonator Oscillation	n	Fig. 2	See Ta	able 1.	
		····			

Flectrical Characteristics/T- = -	30 to +70°0	C, V _{SS} = 0V, V _{DD} = 4.5 to 5.5V	min	typ	max	unit
"H"-Level Input Current	I _{IH} (1)	Port of open drain type,	111111	typ	+5.0	μA
Tr - Lover mpat darrent	יייחוי	PBO to 3: Output Nch Tr OFF,			. 0,0	,
		Including Nch Tr OFF leakage current,				
		V _{IN} = 13.5V		12		
	I _{IH} (2)	OSC1: External clock mode, VIN = VDE	· April Co	A Commence of the Commence of	+1.0	μΑ
"L"-L'evel Input Current	III (1)	Port of open drain type, PBn to 3:	_10/	a garage	A TO	μΑ
L -Level input Current	1111 (17	Output Nch Tr OFF, VIN = VSS	7.9	ella.	Carry Contract	μΛ
	L. (2)		142	0.25	San Sales Sales	ma
	I _{IL} (2)	Port with pull-up resistance:	771.3	- U.S.	,300	MA
	L. (2)	Output Nch Tr OFF, VIN = VSS	/ AES	10	i st	A
	IIL (3)	RES: VIN = VSS	-45 1 A	-10		" μΑ
	I _{IL} (4)	OSC1: External clock mode,	-130		A Company of the Comp	μΑ
40.001 10 4 10.00	14 (4)	VIN = VSS		1000	and the second	.,
"H"-Level Output Voltage	V _{OH} (1)	Port with pull-up resistance: V	3D−1.Z	No. of	7	V
	14 (0)	$IOH = -50 \mu A$		7 /	*	
	V _{OH} (2)	4" V 2005)D-U.b			V
		$IOH = -10 \mu\text{A}$				
"L"-Level Output Voltage	VOL (1)	Port: IOL = 10 mA			1.5	V
	V _{OL} (2)	Port: IOL = 1 mA, When IOL of each	an de		0.5	V
		port is 1 mA or less.		,		
Hysteresis Voltage	v_{Hys}	RES, INT, SCK, SI,	af _d i C).1V _{DD}		V
		OSC1 of Schmitt type (Note 6)	A A			
Current Dissipation			11	_		
Ceramic Resonator	DDOP (1)	VDD: Fig. 2, 4MHz, Operating mode,	J. Comments of the Comments of	5	10	mΑ
Oscillation		Output Nch Tr OFF, Port = VDD	ð.	_		
External Clock	IDDOP (2)	V _{DD} : 200 kHz to 4330 kHz,		5	10	mΑ
		Operating mode, Output Nch Tr OFF,				
		Port # V _{DD}				
Standby Mode	DDST	VDD: VDD = 5.5W Qutput Nch Tr OF	۴,	0.05	10	μΑ
		VDD: VDD = 3V (Port = VDD		0.025	5	μΑ
	ۇ. ق					
Oscillation Characteristics	and the second					
Ceramic Resonator Oscillation	on 🔏 🏄					
Oscillation Frequency	fCFQ\$Q	OSC1, OSC2, Fig. 2 f _Ø = 4 MHz	3920	4000	4080	kHz
	(Note 4)					
Oscillation Stabilizing	tCFS	Fig. 3 fo = 4 MHz			10	ms
Period	II β					
Pull-up Resistance						
I/O Port Pull-up Resistance	R _{po} ≪	Port of PU type: VDD = 5V		14		$\mathbf{k}\Omega$
External Reset Characteristics		** //				
"H"-Level Threshold	VtH	, //).5V _{DD}	0	.8V _{DD}	V
"L"-Level Threshold	y _t L.		25V _{DD}).5V _{DD}	V
Reset Time	TRST	- 1 1	Se	e Fig. 4.		
Pin Capacitance	CP	f € 1 MHz, Other than pins to be		10		рF
II mass &		tested, VIN = VSS				•
Serial Clock	A. 1	1				
Input Clock Cycle Time	CKCY (1)	SCK: Fig. 5	3.0			μs
Output Clock Cycle Time	tckov (2)	SCK: (TCYC = 4 x System clock		x TCYC		μs
		period), Fig. 5		0.0		•
Input Clock "L"-Level	tck (1)	SCK: Fig. 5	1.0			μs
Pulse Width	13	-				-
Output Glock "L"-Level	*CKL (2)	SCK: Fig. 5	32	X TCYC		μs
Pulse Width	, <u> </u>	-				•

Continued on next page.

Continued from preceding pa	ge.	min typ max unit
Input Clock "H"-Level	t _{CKH} (1)	\overline{SCK} : Fig. 5 1.0 μ s
Pulse Width Output Clock "H"-Level Pulse Width	tCKH (2)	SCK: Fig. 5 32 × Teyc μs
Serial Input		
Data Setup Time	tick	SI: Specified for ↑ of SCK, Fig. 5
Data Hold Time Serial Output	tCKI	SI: Specified for ↑ of SCK, Fig. 5
Output Delay Time	^t CKO	SO: Specified for ↓ of SCK, Nch OD only: External 1 kohm, external 50 pF, Fig. 5
Pulse Output		
Period	^t PCY	PEO: Τ _C Υ _C = 4 × System clock period, 64 × Τ _C Υ _C μs Nch OD only: External 1 kohm, external 50 pF, Fig. 6
"H"-Level Pulse Width	tpH	PEO: 32·χ-T _{CYC} ±10% μs
"L"-Level Pulse Width	tpL	PEO: 32 x T _{CYC} ∓10% μs

- Note 1: When oscillated internally under the oscillating conditions in Fig. 2 up to the oscillation amplitude generated is allowable.
- Note 2: Average over the period of 100 msec.
- Note 3: Operating supply voltage VDD must be held until the standby mode is entered after the execution of the HALT instruction. The PA3 (or PA0 to 3) oil must be free from chattering during the HALT instruction execution cycle.
- Note 4: fCFOSC represents an oscillatable frequency. There is a tolerance of approximately 1% between the center frequency at the ceramic mode and the nominal value presented by the ceramic resonator supplier. For details, refer to the specification for the ceramic resonator.
- Note 5: When mounting the QIP version on the board, do not dip it in solder.
- Note 6: The OSC1 becomes the Schmitt type when the OSC option is the external clock OSC.



4MHz (Murata)	c 1	33pf±10%
CSA4,00MG	C2	33pF±10%
	Ř	οΩ
4MHz (Kyocera)	c 1	33pF±10%
KBR4.0MS	c S	33pF±10%
	R	οΩ

Table 1 Constants Guaranteed for Ceramic Resonator Oscillation




Fig. 4 Reset Circuit

Note 7: When the rise time of the power supply is 0, the reset time becomes 10 ms to 100 ms at CRES = 0.1 μ F. If the rise time of the power supply is long, the value of CRES must be increased so that the reset time becomes 10 ms or greater.





Fig. 5 Serial Input/Output Timing



The load conditions are the same as in Fig. 5.

Fig. 6 Pulse Output Timing at Port PEO

Circuit Configuration	Frequency	Predivider Option (Cycle Time)	V _{DD}	Remarks
Ceramic Resonator OSC Option	4 MHz	1/1 (1 μs)	4.5 to 5.5V	
External Clock Option	200 to 4330 kHz	1/1 (20 to 0.92 µs)	4.5 to 5.5V	
External Clock Drive by Ceramic Resonator OSC Option	The external clock specify the external	drive is impossible. When clock option.	using the externa	al clock drive,

Table 2 Table of Oscillation, Predivider Option (All selectable combinations are shown. Do not use any other combinations than shown above.)

Notes for Standby Function Application

The LC6520, LC6522 provide the standby function called HALT mode to minimize the current dissipation when the program is in the wait state.

The standby function is controlled by the HALT instruction, PA pin, RES pin, and serial transfer completion signal. A peripheral circuit and program must be so designed as to provide precise control of the standby function. In most applications where the standby function is performed, voltage regulation, instantaneous break of power, and external noise are not negligible. When designing an application circuit and program, whether or not to take some measures must be considered according to the extent to which these factors are allowed. This section mainly describes power failure backup for which the standby function is mostly used. A sample application circuit where the standby function is performed precisely is shown below and notes for circuit design and program design are also given below.

When using the standby function, the application circuit shown below must be used and the notes must be also fully observed.

If any other method than shown in this section is applied, it is necessary to fully check the environmental conditions such as power failure and the actual operation of an application equipment.

1. HALT mode release conditions

1-1. Supplementary description of release by serial transfer completion signal

On completion of serial transfer, the HALT mode is released and the execution of the program starts with an instruction immediately following the HALT instruction. This function can be used to execute the program only when serial transfer occurs, placing the program in the wait state when no serial transfer occurs. This function is effective in reducing the current dissipation or clock noise.

- Notes -

- Release by the serial transfer completion signal is available only when the RC mode is used for system clock generation; and unavailable when the ceramic mode is used.
- On completion of serial transfer, the HALT mode is released unconditionally. In an application, such as
 capacitor backup application, where the current dissipation must be kept as low as possible during backup and
 serial transfer by external clock is also used, the HALT mode is released when serial data is transferred externally during backup.

1-2. Summary of HALT release conditions

The HALT mode setting, release conditions are shown in Table 1.

Table 1 HALT mode setting, release conditions

HALT mode setting conditions	HALT mode release conditions
HALT instruction Provided that PA3, (PA3 to PA6 or PA3 is program, selectable) is at high level.	1 Reset (Low level is appled to RES.) 2 Low level is applied to PA3, (PA3 to PA0 or PA3 is program-selectable.) 3 Serial transfer completion.

Note) HALT mode release conditions (2), (3) are available only when the RC mode is used for system clock generation, and unavailable when the ceramic mode is used.

2. Proper cares in using standby function

When using the standby function, an application circuit and program must be designed with the following in mind.

- (1) The supply voltage at the standby state must not be less than specified.
- (2) Input timing and conditions of each control signal (RES, port A, serial transfer) must be observed at the standby initiate/release state.
- (3) Release operation must not be overlapped at the time of execution of the HALT instruction.

A sample application where the standby function is used for power failure backup is shown below as a concrete method to observe these notes. A sample application circuit, its operation, and notes for program design are given below.

Sample application where the standby function is used for power failure backup

Power failure backup is an application where power failure of the main power source is detected and the HALT instruction is executed to cause the standby state to be entered. The current dissipation is minimized and a backup capacitor is used to retain the contents of the internal registers for a certain period of time. After power is restored, a reset occurs automatically and the execution of the program starts at address 000H of the program counter (PC). Shown below are sample applications where the program selects or not between power ON reset and reset after power is restored, notes, measures for instantaneous break of AC power, and notes for serial transfer.

2-1. Sample application 1 where the standby function is used for power failure backup/

Shown below is a sample application where the program does not select between power-ON reset and reset after power is restored.

2-1-1. Sample application circuit - (1)

Fig. 2-1 shows a sample application where the standby function is used for power failure backup.




Fig. 2-1. Sample application - (1) where the standby function is used for power failure backup

2-1-2. Operating waveform in sample application circuit -(1)

The operating waveform in the sample application circuit in Fig. 2-1 is shown in Fig. 2-2. The mode is roughly divided as follows: a, Power ON reset, b, Instantaneous break of main power, C, Return from power failure backup.




Fig. 2-2. Operating waveforms - (1) in sample application circuit

2-1-3. Operation of sample application circuit — (1)

(a) At the time of power-ON reset

After power rises, a reset occurs automatically and the execution of the program starts at address 000H of the program counter (PC).

- Note -

This sample application circuit provides an indeterminate region where no reset occurs before the operating VDD range is entered.

- (b) At the time of instantaneous break
 - (i) When the PXX input voltage does not meet V_IL (The PXX input level does not get lower than input threshold level V_IL) and the RES input voltage only meets V_IL:

 A reset occurs in the normal mode, providing the same operation as power QN reset.
 - (ii) When both of the PXX input voltage and RES input voltage do not meet VI The program continues running in the normal mode.
 - (iii) When both of the PXX input voltage and RES input voltage meet VII. When two pollings do not regard the PXX input voltage as "L" level, the HALT mode is not entered and a reset occurs.

 When two pollings regard the PXX input voltage as "L" level, the HALT mode is entered and after power is restored a reset occurs, releasing the standby mode:
- (c) At the time of return from power failure backup

 After power is restored, a reset occurs, releasing the standby mode.

2-1-4. Notes for design of sample application circuit - (1)

V+rise time and Co

Make the time constant (C2, R) of the reset circuit 10 times as long as the V+rise time. (R: ON-chip resistor, 500 kohm typ.)

Make the V+rise time shorter (up to 20 ms).

R₁ and C₁

Make the R_1 value as small as possible. Make the C_1 value as large as possible according to the backup time calculated, (Fix the R_1 value so that the C_1 charging current does not exceed the power source capacity.)

• Ro and Ro

Make the "H"-level input voltage applied to the PXX pin equal to VDD.

R₂

Fix the time constant of C_2 and C_4 so that C_2 can discharge during the period of time from when V+ gets lower than V+TROM (TR OFF) at the time of instantaneous break until the P $\chi\chi$ input voltage gets lower than V_{IL} (because release by reset is not available after the HALT mode is entered by instantaneous break).

R5 and R6

Make V+ (VBE \rightleftharpoons 9.6V is obtained by R5 and R6) when the reset circuit works (Tr ON) more than (operating VDD min + VF of diode D1). Observing this note, make V+ as low as possible to provide a reset early enough after power-ON

Backup time^e

The normal operation continues with a relatively high current dissipation from when power failure is detected by the PXX until the HALT instruction is executed. Fix the C₁ value so that the standby supply voltage is held during backup time of set + above-mentioned time.

2-1-5. Notes for software design

AAA:

- Design the program so that port A₀ to A₂ cannot be used for standby release and port A₃ is brought to "H" level at the standby mode.
- Input a standby request to a normal input port other than the PA3 and check by polling this input port twice.

(Example)
:
BP1 AAA ; 1st polling
RCTL 3 ; Interrupt inhibit
BP1 AAA ; 2nd polling
HALT ; Standby

- 2-2. Sample application 2 where the standby function is used for power failure backup Shown below is a sample application where the program selects between power-ON reset and reset after power is restored.
- 2-2-1. Sample application circuit (2) (No instantaneous break in power source)

 Fig. 2-3 shows a sample application where the standby function is used for power failure backup.





Fig. 2-3 Sample application — (2) where the standby function is used for power failure backup

2-2-2. Operating waveform in sample application circuit - (2)

The operating waveform in the sample application circuit in Fig. 2-3 is shown in Fig. 2-4. The mode is roughtly divided as follows: a, Power-ON reset; b. Return from power failure backup.



V+TRON: V+ value when TR1 is turned ON/OFF.

Fig. 2-4. Operating waveform - (2) in sample application circuit

2-2-3. Operation of sample application circuit — (2)

- (a) At the time of power-ON reset
 - The operation and notes are the same as for sample application circuit (1), except that after reset release $P_{XX} = "L"$ is program-detected to decide program start after initial reset.
- (b) Standby initiation
 - When one polling regards the PXX input voltage as "L" level, the HALT mode is entered
- (c) At the time of return from power failure backup
 After power is restored, a reset occurs, releasing the standby mode. After standby release PXX = "H" is
 program-detected, deciding program start after power is restored.
- Note -

If power is restored after VDD during power failure backup gets lower than Vitt on the PXX, PXX = "L" may be program-detected, deciding program start after initial reset.

2-2-4. Notes for design of sample application circuit - (2)

- R2 and R3
 - Fix the R2 value so that R2 >> R1 is yielded and fix the R3 value so that IB of TR2 is limited.
- R₄

There is no severe restriction on the R4 value, but fix it so that C2 can discharge quickly. Other notes are the same as for sample application circuit — (1).

2-2-5. Notes for software design

- Design the program so that port A₀ to A₂ cannot be used for standby release and port A₃ is brought to "H" level.
- Input a standby request to a normal input port other than the PA3 and check by polling this input port once.



2-3. Sample application 3 where the standby function is used for power failure backup

2-3-1. Sample application circuit - (3) (There is an instantaneous break in power source.)

Fig. 2-5, shows a sample application where the standby function is used for power failure backup.




Fig. 2-5 Sample application - (3) where the standby function is used for power failure backup

2-3-2. Operating waveform in sample application circuit — (3)

The operating waveform in the sample application circuit in fig. 2-5 is shown in Fig. 2-6. The mode is roughly divided as follows: a, Power-ON reset, b, Instantaneous break of main power, C, Return from power failure backup.




Fig. 2-6. Operating waveform in sample application circuit - (3)

2-3-3. Operation of sample application circuit = (3)

- (a) At the time of power-QN reset
 - The operation and notes are the same as for sample application circuit (2)
- (b) At the time of instantaneous break
 - (i) When the PXX input voltage does not meet VIL (the PXX input level does not get lower than input threshold level VIL) and the RES input voltage only meets VIL:

 A reset occurs in the normal mode. After reset release PXX = "H" is program-detected, deciding
 - program start after instantaneous break.
 - (ii) When both of the Pxx/input voltage and RES input voltage do not meet VIL:
 - The program continues running in the normal mode.
 - (iii) When both of the PXX input voltage and RES input voltage meet VIL:
 - When two pollings do not regard the PXX input voltage as "L" level, the HALT mode is not entered and a reset occurs.
 - When two pollings regard the $P\chi\chi$ input voltage as "L" level, the HALT mode is entered and after power is restored, a reset occurs, releasing the standby mode. After standby release $P\chi\chi$ = "H" is program detected, deciding program start after instantaneous break.
- (c) At the time of return from power failure backup
 - The operation and notes are the same as for sample application circuit (2)

2-3-4. Notes for design of sample application circuit - (3)

• R3

Bias resistance of TR2

R7 and R8

Fix the R7 and R8 values so that TR3 is turned ON/OFF at approximately 1.5V of N+

Other notes are the same as for sample application circuit - (1)

2-3-5. Notes for software design

Same as for sample application circuit — (1)

2-4. Notes (1) for providing serial transfer

Notes for providing power failure backup and serial transfer

This application assigns top priority to power failure backup. When power failure backup is provided, serial transfer may not be provided normally.

(1) When the internal clock is used for the serial clock: Execute the serial transfer start instruction immediately before executing the HALT instruction. If this is done during serial transfer, the power failure backup mode is entered without normal transfer.

When the external clock is used for the serial clock:
When power failure is detected, it is most prioritized that the HALT mode is entered, providing power failure backup. It is necessary to design an application system where no release signal by serial transfer completion is inputted to the HALT instruction executing cycle and no release signal is inputted during backup.

2.5. Notes (2) for providing serial transfer


Notes for providing HALT and serial transfer for program standby without power failure backup.

This application assigns top priority to serial transfer. The following notes for system design must be observed.

- (1) When the internal clock is used for the serial clock:

 Transfer starts when it is ready on both sides. When transfer is not ready on the other side, the HALT instruction is executed to reduce the current dissipation. When transfer is ready, the HALT release signal (RES, PA) causes return from the standby mode, starting serial transfer.
- (2) When the external clock is used for the serial clock:

 Synchronization must be provided between microcomputers to prevent the HALT instruction and HALT release signal (RSIOEND) from overlapping. When transfer is ready, the serial transfer start instruction is executed and the program is placed in the wait state. The other side adjusts thime so that no overlap occurs between the HALT instruction and transfer completion and starts serial transfer. On completion of transfer, the HALT mode is released and the program is executed with an instruction immediately following the



LC6520, LC6522 INSTRUCTION SET

Symbol	Description					
AC	: Accumulator	M(DP)	: Memory addressed by DP	- (1,1	: Contents
ACt	: Accumulator bit t	P(DP _L)	: Input/output port addressed by DP ₁		-	: Transfer and direction
CF	: Carry flag	PC T	: Program counter		+	: Addition
CTL	: Control register	STACK	: Stack register		_	: Subtraction
DP	: Data pointer	TM	: Timer		Α	: AND
E	E register	TMF	: Timer (internal) interrupt request flag		V	:OR
EXTF	: External interrupt request fla	g At, Ha, La	: Working register		₩.	: Exclusive QA
Fn	: Flag bit n	ZF	: Zero flag =			
M	: Memory		•			Exclusive On
		Instruction code	"			Status fi

	Fn M	: Flag bit n : Memory		ZF : Z	ero	flag	· •		S. Sale Market St.	io.
Instruction group		Mnemonic	Instruc D 7 D 6 D 5 D 4	tion code	Bytes	Cycles	Function	Description	Status flag	Remarks
	CLA	Clear AC	1100	0000	1	1	AC 0	The AC contegts are cleared	ZF	№ 12
Ğ	CLC	Clear CF	1 1 1 0	0 0 0 1	1	1	CF ←0	The CF contents are cleared.	CF/	N. S.
듍	STC	Set CF	1 1 1 1	0 0 0 1	1	1	CF ←1	The CF is set	¢F,	, ii
ino	CMA	Complement AC	1110	1011	ī	1	AC ←(AC)	The AC contents are complemented.	ZF	
ulat	INC	Increment AC	0000	1110	1	1	AC -(AC) +1	The AC contents are incremented +1.	ŽF CF	
a in the second	DE C	Degrement AC	0000	1 1 1 1	1	1	AC ←(AC) -1	The AC contents are decremented ~1.	ŹF CF	
Accumulator manipulation instructions	RAL	Rotate AC left through CF	ó o o o	0001	1	1	ACo←(CF), ACn+1← (ACn), CF←(AC3)	The AC contents are shifted left through	ZF CF	
튑	TAE	Transfer AC to E	0000	0 0 1 1	1	1	E ← (AC)	The AC contents are transferred to the E.		
Ϋ́	XAE	Exchange AC with E	0000	1 1 0 1	1	1	(AC) ≒(E)	The AC contents and the E conents are exchanged		
rion	INM	Increment M	0010	1 1 1 0	1	1	M(DP) ← (M(DP))+1	The M(DP) contents are incremented +1,	ZF CF	
oulat	DEM	Decrement M	0010	1 1 1 1	1	1	M(DP) + (M(DP)) - 1	The M(DP) contents are decremented -1.	ZF CF	
Memory manipulation instructions	SMB bit	Set M data bit	0000	1 0 8 180	1	1	M(DP B 1 B 0) -1	A single bit of the MIDRI specified with B ₁ B ₀ is set.		
Memor	RM8 bit	Reset M data bit	0010	1 O B 1 B 0	1	1	M(DP. B1B01 -0	A single bit of the M(DP) specified with B ₁ B ₀ is reset.	ZF	
	AD	Add M to AC	0 1 1 0	0000	1	1	AC ←(AC) + (MIDP))	Binary addition of the AC contents and the M(DP) contents is performed and the result is stored in the AC.	ZF CF	
	ADC	Add M to AC with CF	0010	0000	1.9	1	AC ←(AC) + (M(DP)) +(CF)	Binary addition of the AC, CF contents and the M(DP) contents is performed and the result is stored in the AC.	ZF CF	
	DAA	Decimal adjust AC in addition	1 1 1 0	0 1 1 8	1	1	AC-HACI+6	6 is added to the AC contents.	ZF	
	DAS	Decimal adjust AC in subtraction	1110	1/0/1 0	1	1	AC - (ACF+10	10 is added to the AC contents.	ZF	
tions	EXL	Exclusive or M to AC	1111	9101	1		AC €(AC) ¥ (M(DP))	The AC contents and the M(DP) contents are exclusive-ORed and the result is stored in the AC.	ZF	
instruc	AND	And M to AC	1 1 1 1 10	0 1 4 *		Ä,	AC -(AC) NEM(DP))	The AC contents and the M(DP) contents are ANDed and the result is stored in the AC.	ZF	
parison	OR	Or M to AC	1/1/10	0 1 0 1		्री	AC - (AC) V (M(DP))	The AC contents and the M(DP) contents are ORed and the result is stored in the AC.	ZF	
ion/com	СМ	Compare AC with M	V 1 1 1	1.0 1 1	শি	1	(M(DP))+(AC)+1	The AC contents and the M(DP) contents are compared and the CF and ZF are set/reset. Comparison result CF ZF	ZF CF	u.
Arithmetic operation/comparison instructions					grish d	of the same of the		$\begin{array}{c cccc} (M(DP)) > (AC) & 0 & 0 \\ (M(DP)) = (AC) & 1 & 1 \\ (M(DP)) < (AC) & 1 & 0 \\ \end{array}$		
Arith	CI data	Compare AC with immediate data	0010	1 1 0 0 1	2	2	13121110 +(AC)+1	The AC contents and the immediate data 1312110 are compared and the ZF and CF are set/reset.	ZF CF	
	ge ^{del}							$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		
	CLI daya	Compate DR: with	0 0 7 0	1 1 0 0	2	2	(DP _L) ¥ ₃ ₂ ₁ ₀	The DP _L contents and the immediate data 1 ₃ 1 ₂ 1 ₁ 1 ₀ are compared.	ZF	
	L data	Lead AC with immediate data	<i>a a</i> 0 0	13 12 11 10	1	1	AC -13121110	The immediate data 1 ₃ 1 ₂ 1 ₁ 1 ₀ is loaded in the AC.	ZF	* 1
1 4	S	Store AC to M	8000	0010	1	1	M(DP) ←(AC)	The AC contents are stored in the M(DP).		
	T Jan 18 3 July 18 Sept 18 Sep	Load AC from M	0010	0001	1	1	AC + (M(DP))	The M(DP) contents are loaded in the AC.	ZF	
ctions	XM data	Exchange AC with M. Then modily DPs with immediate data	1010	0 M ₂ M ₁ M ₀	1	2	(AC) ≒ (M(DP)) DP _H ←(DP _H) ∀ OM ₂ M ₁ M ₀	The AC contents and the M(DP) contents are exchanged and then the DP _H contents are modified with the contents of (DP _H) YOM ₂ M ₁ M ₀ .	ZF	The ZF is set/reset according to the result of (DP _H) VOM ₂ M ₁ M ₀ .
Load/store instructions	x	Exchange Ac with M	1010	0000	1	2	(AC) = (M(DP))	The AC contents and the M(DP) contents are exchanged.	ZF	The ZF is set/reset according to the DP _M contents at the time of instruction execution.
Load/s	XI	Exchange AC with M. then increment DPL	1111	1 1 1 0	1	2	(AC) ≒ (M(DP)) DPL ←(DPL) +1	The AC contents and the M(DP) contents are exchanged and then the DPL contents are incremented +1.	ZF	The ZF is set/reset seconding to the result of (DP _L +1)
	XD	Exchange AC with M, then decrement DPL	1 1 1 1	1 1 1 1	1	2	(AC) ≒ (M(DP)) DP L ←(DP L) − 1	The AC contents and the M(DP) contents are exchanged and then the DP _L contents are decremented -1.	ZF	The ZF is set/reset according to the result of (DP _L = I)
	RTBL	Read table data from program ROM	0110	0011	1	2	AC.E←ROM (PCh.E.AC)	The contents of ROM addressed by the PC whose low-order 8 bits are replaced with the E and AC contents are loaded in the AC and E.		
				-						

- T		:		. :		_	1 1 1 1	· · · · · · · · · · · · · · · · · · ·	!	1
g _		Mnemonic	Instruct	tion code	8ytes	왕	Function	Description	Status flag	Remarks
Instruction group			D7 D6 D5 D4	D ₃ D ₂ D ₁ D ₀	â	Š			affected	
Date pointer manipulation instructions	LDZ data	Load DPH with Zero and DPL with immediate data respectively	1000	3 2 11 +o	1	1	DPH ←0 DPL ←#3#21110	The DP _H and DP _L are loaded with 0 and the immediate data 1 ₃ 1 ₂ 1 ₁ 1 ₀ respectively.		
rtion ins	LHI data	Load DPH with immediate data	0100	13 12 11 10	1	1	DPii ← 13 12 11 10	The DP _H is loaded with the immediate data 1 ₃ 1 ₂ 1 ₁ 0.	No.	
<u> </u>	IND	Increment DPL .	1110	1 1 1 0	1	1	DPL ← (DPL) + 1	The DPL contents are incremented +1.	ZE	
튙	DED	Decrement DPL	1110	1111	1	1	DPL - (DPL) - 1	The DPL contents are decremented -1	ZF S	Contraction of the Contraction o
že j	TAL	Transfer AC to DPL	1 1 1 1	0 1 1 1	1	1	DPt ←(AC)	The AC contents are transferred to the DPL		April 19 September
8	TLA	Transfer DPL to AC	1.110	1001	1	1	AC ←(DPL)	The DPL contents are transferred to the AC	ZF.	_7/_
Darte	хан	Exchange AC with DPH	0 0 1 0	0011	1	1	(AC) ≒ (DPH)	The AC contents and the DP _H contents are exchanged.	- 2 Mar.	all distributions
manipulation	XAt XAO XAI XA2 XA3	Exchange AC with working register At	1110	11 t0 0 0 0 0 0 1 0 0 1 0 0 0 1 1 0 0	1 1 1	1 1 1 1	(AC) = (AO) (AC) = (A1) (AC) = (A2) (AC) = (A3)	The AC contents and the contents of working register At are exchanged. At is assigned one of Ap. A ₁ , A ₂ , A ₃ according to t ₁ t ₀ .		
ting register actions	XHa XHO XH1	Exchange DPH with working register. Ha	1111	a 1 0 0 0 1 1 0 0	1	1	(DPH) ≒(H0) (DPH) ≒(H1)	The DP _H contents and the contents of working register Ha are exchanged. Ha is assigned either of H0 or H1 according to a. The DP _H contents and the contents of		
Working	XLa XLO XL1	Exchange DPL with working register La	1 1 1 1	0 1 0 0	1	1	(DPL) ≒(LO) (DPL) ≒(L1)	working registers. La set me contents of working registers. La set sexhanged. La is assigned either of LO or LP according to a The flag specified with B ₃ B ₃ B ₃ B ₀ is set.	<u> </u>	
ctions	SFB 11ag	Sel flag bit	0101	B3 B2 B1 B0	Ľ	Ľ	Fn ←1	77		·
Flag manipulation instructions	RFB flag	Resel flag bit	0001	B3 B2 B1 B0	1	1	Fn •-9'	The flag specified with $B_3B_2B_1B_0$ is reset.	ZF	The flegs are divided into 4 groups of F _Q to F _Q , F _d to F _T , F _d to F _T , F _d to F15. The flegs including a sacording to the 4 bits including a single bit specified with the immediate data B ₃ B ₂ B ₁ B _Q .
	JMP addr	Jump in the current bank	0 1 1 0 P ₇ P ₆ P ₅ P ₄	1 PIOPS PE P3P2PAPA	2	2	PC → PCH1 X (1 PC 11) R10P9 P4 P7 P6 P5 B4 P3 R2 P1 P0	A jump to the address specified with the PC ₁₁ (or PC ₁₁) and immediate data P ₁₀ P ₉ P ₈ P ₇ P ₆ P ₅ P ₄ P ₃ P ₂ P ₁ P ₀ occurs.		1f the BANK and JMP ingructions are executed consecutively, PC ₁₁ — PC ₁₁ .
tions	JPEA	Jump in the current page modified by E and AC	1111	1/0/1 0	1		PC7 à ►(E.AC)	A jump to the address specified with the contents of the PC whose low-order 8 bits are replaced by the E and AC contents occurs.		
ine instructions	CZP addr	Call subroutine in the zero page	1 0 1/1/	P3 P2 P1 P6		1	\$TACK ← (PC)+1 PC11~6, PC1.~0 ←0 PC5~2 ←P3P2P1P0	A subroutine in page 0 of bank 0 is called.		
Jump/subroutine	CAL addr	Call subroutine in the zero bank	1/ Q/ 1 0 P7 P6 P5 P4	1 PagRgPag P3P2P1PQ	2	2	STACK + (PC) +2 PC 1 - 0 - OP10P9P6P7 P6P5P4P3P2P1P0	A subroutine in bank 0 is called.		
\$	RT	Return from subroating	0110	0010	1	اِ	PC - (STACK)	A return from a subroutine occurs.		
	RTI	Return from interrupt		0010	1	1	PC ←(STACK)	A return from an interrupt service routine	ZF CF	
	BANK	routine / /	1 1 1 1	1 1 0 1	1,	1	CF ZF ← CSF, ZSF PC11 ← (PC11)	The bank is changed.		Effective only when used immediately bef
	BAt addr	Branch on AC bil	O 1 1 1 P7P6P8P4	0 0 1/1/6 P3P2P1P0		2	PC7 ~ 0 ← P7 P6P5 P4 P3 P2P1P0 if AC1 = 1	If a single bit of the AC specified with the immediate data t ₁ t ₀ is 1, a branch to the address specified with the immediat data P ₂ P ₆ P ₆ P ₆ P ₈ P ₂ P ₂ P ₁ P ₀ within the same page occur.		the JMP instruction. Mnemonic is 8A0 to 8A3 according to the value of t.
	BNAt addr	Branch on no A.S. bil	0 0 1 1 P1P6P5P4	Q/Otito P3P2P1P0	2	2	$PC7 \sim 0 \leftarrow P7 P6P5P4$ P3P2P1P0 if $ACt = 0$	If a single bit of the AC specified with the immediate data t ₁ t ₀ is 0, a branch to the address specified with the immediate data P ₇ P ₆ P ₅ P ₄ P ₃ P ₂ P ₁ P ₀ within the same page occurs.		Mnemonic is BNA0 to BNA3 according to the value of £.
	BMLaddi	Branch on M. b/f		0 1 t 1 t 0 P3 P2 P1 P0			$PC7 \sim 0 \leftarrow P7P6P5P4$ P3P2P1P0 if $(M(DP, t_1t_0t) = 1$	If a single bit of the M(DP) specified with the immediate data t ₁ t ₀ is 1, a branch to the address specified with the immediate data P ₇ P ₆ P ₆ P ₆ P ₆ P ₇ P ₇ P ₇ P ₉ within the same page occurs.		Mnemonic is 8M0 to 8M3 according to the value of t.
h instructions	BNMt addr	Brabch on no M bit	0 0 1 1 P7P6P5P4	0 1 t 1 t o P3 P2 P1 P0		2	PC7~0←P7P6P5P4 P3P2P1P0 If (M(DP.t1t01)=0	If a single bit of the M(DP) specified with the immediate data t ₁ t ₀ is 0, a branch to the address specified with the immediate data P ₂ P ₆ P ₅ P ₄ P ₃ P ₂ P ₁ P ₀ within the same page occurs.		Mnemonic is BNM0 to BNM3 according to the value of I.
Branch	BP1 addr	Branch da Port bil	0 1 1 1 P7 P6 P5 P4	1 0 tito P3P2P1P0		2	PC7~0 - P7P6P5P4 P3P2P1P0 (f(P{DPL tito})=1	If a single bit of port P(DP _L) specified with the immediate data 110 is 1, a branch to the address specified with the immediate data P ₂ P ₆ P ₅ P ₄ P ₃ P ₂ P ₁ P ₀ within the same page occurs.		Mnemonic is BPO to BP3 according to the value of t.
	BNPt addr	Branch on no Port bit	O O 1 1 P7 P6 P5 P4	1 Otito P3 P2 P1 P0		2	PC7~0 ← P7 P6 P5 P4 P3 P2 P1 P0 If (P(DPL. t it of) = 0	If a single bit of port P(DP _L 1 specified with the immediate data t ₁ t ₀ is 0, a branch to the address specified with the immediate data P ₇ P ₈ P ₅ P ₄ P ₃ P ₂ P ₁ P ₀ within the same page occurs.	_	Mnemonic is BNP0 i BNP3 according to the value of t.
	BTM addi	Branch on timer	O 1 1 1 P7P6P5P4	1 1 0 0 P3P2P1P0		2	PC7~0←P7P6P5P4 P3P2P1P0 if TMF≃1 then TMF←O	If the TMF is 1, a brench to the address specified with the immediate data $P_7 e^{P_5 P_4 P_3 P_2 P_1 P_0}$ within the same page occurs. The TMF is reset.	B TMF	

ctlon		••	Instruct	ion code	Ę	es :	Function	Description*	Status flag	Remarks
Instruction group		Mnemonic	D7 D6 D5 D4	D ₃ O ₂ D ₁ D ₀	Bytes	Cycles	Function	, Description	affected	1100110110
	BNTM addr	Branch on no timer	0 0 1 † P7 P6 P5 P4	1 1 0 0 P ₃ P ₂ P ₁ P ₀	2	2	PC7~0 ← P7 P6 P5 P4 P3 P2 P1 P0 16 TMF = 0 then TMF ← 0	if the TMF is 0, a branch to the address specified with the immediate data P ₇ P ₆ P ₅ P ₄ P ₃ P ₂ P ₇ P _D within the same page occurs. The TMF is reset.	TMF	
	Bi addr	Branch on interrupt	O 1 1 1 P7P6P5P4	1 1 0 1 P3 P2 P1 P0	2	2	PC7~0 ← P7 P6 P5 P4 P3 P2 P1 P0 if EXTF = 1 then EXTF ← 0	If the EXTF is 1, a branch to the address specified with the immediate data P.P.6 P.5 P.P.9 P.9 P.9 P.9 P.9 P.9 P.9 P.9 P.9 P	EXTF	A College State Property College
	BNI addr	Branch on no interrupt		1 1 0 1 P3 P2 P1 P0	2	2	PC 7~0 ← P7 P6 P5 P4 P3 P2 P1 P0 If EXTF = 0 then EXTF ← 0	If the EXTF is 0, a branch to the address specified with the immediate data \$\bar{P}_6^6 \bar{P}_6^5 \bar{P}_4^5 \bar{P}_2^5 \bar{P}_1^5 \bar{P}_0 \\ within the same page occurs. The EXTF is reset.	EXTF	
tructions	BC addr	Branch on CF	0 1 1 1 P7P6P5P4	1 1 1 1 P3P2P1P0	2	2	PC7~0 + P7P6P5P4 P3P2P1P0 if CF = 1	If the CF is 1, a branch, to the address specified with the immediate data P7PgPgPgPgP2EiPQ within the same page occurs		
Branch instructions	BNC addr	Branch on no CF	0 0 1 1 P; P6 P5 P4	1 1 1 1 P ₃ P ₂ P ₁ P ₀	2	2	PC 7 ~0 ← P7 P6 P5 P4 P3 P7 P1 P0 if CF =0	If the CF is 0, a branch so the address specified with the immediate data. PyPoPoPaPaPaPaPaPaPaPaPaPaPaPaPaPaPaPaPa		
i	BZ addr	Branch on ZF	0 1 1 1 P7P6P5P4	1 1 1 0 P3 P2 P1 P0	2	2	PC7 ~0 ~ P7 P6 P5 P4 P3 P2 P1 P9 il ZF =1	If the ZF 3 1, a branch to the address specified with the immediate data Right Page Page P2P1P0 within the same page occurs.	, de la companya della companya della companya de la companya della companya dell	
	BNZ addr	Branch on no ZF	O O 1 1 P7P6P5P4	1 1 1 0 P3 P2 P1 P0	2	2	PC7~0 - P7P6P5P4 P3P7P7P0 If ZF = 0	If the ZF is 0, a branch to the address specified with the immediate date eyPgPgP4P3P2P1P0 within the same page occurs.		
İ	BFn addr	Branch on Hag bit	1 1 0 1 P7 P6 P5 P4	n 3 n 2 n 1 n o P 3 P 2 P 1 P o	2	2	PC 7 ~ 0 ← P y P 6 P 5 P 4	If the flag bit of the 16 flags specified with the immediate data nanhannois 1, a branch to the address specified with the immediate data P7PgPsE4P3P2P1P0 within the same page occurs.		Mnemonic is BFO to BF15 according to the value of n.
	BNFn addr	Branch on no flag bit	1 0 0 1 P;P6P5P4	ng ng ng ng P3 P2 P1 P0	1	2	PC y 0 ← P7 P6 P3 P4 P3 P2 P1 P0	If the flag bit of the 16 flags specified with the immediate data ngngn no is 0. branch to the address specified with the immediate data 7786 PgP4P3P2P1P0 within the same page occurs.		Mnemonic is BNF0 to BNF15 according to the value of n.
2	1P	Input port to AC	0000	1 1 0 0	4	1	AC - (P(DPu)	Port P(DP contents are loaded in the AC	ZF	
ള	OP	Output AC to port	0 1 1 0	0001	ď	1	P(DPL) ←(AC)	The AC contents are outputted to port P(D	P _L).	
Input/Output instructions	SPB bit	Set port bit	0000	0 1 B/1 B/n	1	2	Pt DP;	A single bit in port P(DP _L I specified with the immediate data B ₁ B ₀ is set.		When this instruction is executed, the E contents are destroyed.
Input/O⊔	APB bit	Reset port bit	0010	0 1 B1 B0		2	P(DP), B1B0) +0	A single bit in port P(DP _L) specified with the immediate data 8 ₁ B ₀ is reset.	ZF	When this instruction is executed, the E contents are destroye
	SCTL bit	Set control register bit(S)	0010	1 1 0 0 B3 B 2 B1 B 6		2	CTL ←(CTÉ)√ B∮B2B1B0	The bits of the control register specified with the immediate data $B_3B_2B_1B_0$ are set.		
Other instructions	ACTL bit	Reset control register bit(S)		1 1 0 0 63828180		2	CTL A B3 B2 B1 B0	The bits of the control register specified with the immediate data B ₃ B ₂ B ₁ B ₀ are reset.	ZF	
er instr	WITM	Write timer	466	1001	1		FM+(E),(AC) TMF +0	The E and AC contents are loaded in the timer. The TMF is reset.	TMF	<u></u>
ğ	HALT	Halt	1.194	0110	A	1	Halt	All operations stop.		Only when all pins o port PA are set at L, stop.
	NOP	No operation	0000	0000	1	1	No operation	No operation is performed, but 1 machine cycle is consumed.		

- *1 If the CLA instruction is used consecutively in such a manner as CLA, CLA, ----, the first CLA instruction only is effective and the following CLA instructions are changed to the NOP instructions. This is also true of the LI instruction.
- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:

 ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.