

REJ03D0477-0300 Rev.3.00 Jul.15.2005


This counter contains four master-slave flip-flops and additional gating to provide a divide-by-two counter and divide-by-eight counter. This counter has a gated zero reset. To use the maximum count length of this counter, the B input is connected to the Q_A output. The input count pulses are applied to input A and the outputs are as described in the appropriate function table.

Features

• Ordering Information

Part Name	Package Type	Package Code (Previous Code)	Package Abbreviation	Taping Abbreviation (Quantity)
HD74LS293P	DILP-14 pin	PRDP0014AB-B (DP-14AV)	Р	_

Pin Arrangement



Function Table

Reset / Count

Reset	Input	Outputs						
R _{0 (1)}	R _{0 (2)}	Q_{D}	Q _A					
Н	Н	L	L	L	L			
L	Х	Count						
Х	L	Count						




BCD Count Sequence

Count		Outputs								
Count	QD	Qc	Q _B	Q _A						
0	L	L	L	L						
1	L	L	L	Н						
2	L	L	Н	L						
3	L	L	Н	Н						
4	L	Н	L	L						
5	L	Н	L	Н						
6	L	Н	Н	L						
7	L	Н	Н	Н						
8	Н	L	L	L						
9	Н	L	L	Н						
10	Н	L	Н	L						
11	Н	L	Н	Н						
12	Н	Н	L	L						
13	Н	Н	L	Н						
14	Н	Н	Н	L						
15	Н	Н	Н	Н						

Notes: 1. H; high level, L; low level, X; irrelevant

2. Output Q_A is connected to input B.

Block Diagram



Absolute Maximum Ratings

ltem		Symbol	Ratings	Unit	
Supply voltage		V _{CC}	7	V	
	R ₀ Inputs	V	7	V	
Input voltage	A, B Inputs	V _{IN}	5.5	V	
Power dissipation		PT	400	mW	
Operating temperature		Topr	-20 to +75	°C	
Storage temperature		Tstg	-65 to +150	°C	

Note: Voltage value, unless otherwise noted, are with respect to network ground terminal.

Recommended Operating Conditions

Item		Symbol	Min	Тур	Max	Unit
Supply voltage		Vcc	4.75	5.00	5.25	V
Output current		I _{OH}	—	—	-400	μΑ
Output current		I _{OL}	—	—	8	mA
Operating temperatu	re	Topr	-20	25	75	°C
Count frequency	A input	£	0	- 0	32	MHz
Count nequency	B input	-fcount	0		16	
	A input		15		-	
Pulse width	B input	tw	30		—	ns
	Reset inputs	- w	15	÷ • •	-	. 115
Setup time		t _{su}	25	6	—	ns

Electrical Characteristics

Electrica	Electrical Characteristics (Ta = -20 to +75 °C)									
	ltem	Symbol	min.	typ.*	max.	Unit		Condition		
Input voltag	٩	V _{IH}	2.0		—	V				
input voltag	6	VIL	_		0.8	V				
		V _{OH}	2.7	-	_	V	V _{CC} = 4.75 V I _{OH} = -400 µ	/, V _{IH} = 2 V, V _{IL} = 0.8 V, IA		
Output voita	Output voltage		-	—	0.4	V	I _{OL} = 4 mA**	$V_{\rm CC} = 4.75 \rm V,$		
		V _{OL}	-		0.5	v	I _{OL} = 8 mA**	$V_{IH} = 2 V, V_{IL} = 0.8 V$		
	Any Reset		—		20					
	A input	III	_		40	μΑ	$V_{CC} = 5.25 \text{ V}, \text{ V}_{I} = 2.7 \text{ V}$			
	B input		_		40					
la mod	Any Reset				-0.4					
Input current	A input	I _{IL}			-2.4	mA	$V_{CC} = 5.25 \text{ V}, \text{ V}_1 = 0.4 \text{ V}$			
current	B input				-1.6					
	Any Reset				0.1		$V_1 = 7 V$			
	A input	I,			0.2	mA	V ₁ = 5.5 V	V _{CC} = 5.25 V		
	B input				0.2		$V_1 = 5.5 V$			
Short-circuit	t output current	I _{OS}	-20		-100	mA	$V_{CC} = 5.25$ V	/		
Supply curre	ent***	I _{CC}		9	15	mA	$V_{CC} = 5.25$ V	/		
Input clamp	voltage	VIK			-1.5	V	$V_{CC} = 4.75$ V	/, I _{IN} = –18 mA		

Notes: * $V_{CC} = 5 V$, Ta = $25^{\circ}C$

** Q_A output is tested at specified I_{OL} plus the limit value of I_{IL} for the B input. This permits driving the B input while maintaining full fan-out capability.

*** I_{CC} is measured with all outputs open, both R_0 inputs grounded following momentary connection to 4.5 V, and all other inputs grounded.




Switching Characteristics

$(V_{CC} = 5 V, Ta = 25^{\circ}C)$

Item	Symbol	Inputs	Outputs	min.	typ.	max.	Unit	Condition
Maximum count	f	А	Q _A	32	42		MHz	
frequency	$f_{\sf max}$	В	Q _B	16	_			
	t _{PLH}	А	0.		10	16	ns	
	t _{PHL}	Α	Q _A		12	18	115	$C_L = 15 \text{ pF},$ $R_L = 2 \text{ k}\Omega$
	t _{PLH}	А	Q _D		46	70	ns	
	t _{PHL}	A	QD		46	70		
Dropogation dalou	t _{PLH}	В	Q _B		10	16	ns ns	
Propagation delay time	t _{PHL}	D	B		14	21		
une	t _{PLH}	В	0		21	32		
	t _{PHL}	Б	Q _C		23	35		
	t _{PLH}	В	0		34	51	ns	
	t _{PHL}	ы	Q _D	_	34	51		
	t _{PHL}	Set-to-0	Q_A to Q_D	_	26	40	ns	


Timing Method





Testing Method

Test Circuit




Testing Table

ltem	From input to output	Inputs			Outputs			
		Α	В	R₀	Q _A	Q _B	Qc	Q_D
£	A→Q	IN	to Q _A	GND	OUT	OUT	OUT	OUT
$f_{\sf max}$	B→Q	4.5V	IN	GND		OUT	OUT	OUT
	A→Q _A	IN	to Q _A	GND	OUT		—	—
	$A \rightarrow Q_D$	IN	to Q _A	GND			—	OUT
t _{PLH}	$B \rightarrow Q_B$	4.5V	IN	GND		OUT	—	—
t _{PHL}	B→Q _C	4.5V	IN	GND			OUT	—
	$B \rightarrow Q_D$	4.5V	IN	GND			—	OUT
	R ₀ →Q**	IN*	to Q _A	IN	OUT	OUT	OUT	OUT


Notes: * For initialized.

 ** Measured with each input and unused inputs at 4.5 V.


Waveforms 1



Waveforms 2



Package Dimensions





Renesas Technology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs! 1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- Notes regarding these materials
 These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
 Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or oricruit application examples contained in these materials.
 All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. virbuut notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).
 When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, or genesas technology Corp. Semiconductor home page (http://www.renesas.com).

- Nome page (ntp://www.renesas.com).
 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- use. 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials. 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



http://www.renesas.com

RENESAS SALES OFFICES

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. Unit2607 Ruijing Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> 2-796-3115, Fax: <82> 2-796-2145

Renesas Technology Malaysia Sdn. Bhd.

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510