# CONTROL CIRCUIT FOR SMPS

#### **GENERAL DESCRIPTION**

The TDA1060 is a bipolar integrated circuit intended for the control of a switched-mode power supply. It incorporates all the control functions likely to be required in switched-mode power supplies for professional equipment.

#### **Features**

- Suitability for a wide range of supply voltages
- Built-in stabilized power supply for external circuitry
- Built-in temperature-compensated voltage reference
- Adjustable frequency
- Adjustable control loop sensitivity
- Adjustable pulse width
- Adjustable maximum duty factor
- Adjustable overcurrent protection limit
- Low supply voltage protection with hysteresis
- Loop fault protection
- Slow-start facility
- Feed-forward facility
- Core saturation protection facility
- Overvoltage protection facility
- Remote ON/OFF switching facility

### QUICK REFERENCE DATA

Supply voltage (voltage source)	V <sub>CC</sub>	max.	18	V
Supply current (current source)	<sup>1</sup> CC	max.	30	mA
Output current	-l <sub>14</sub> ; l <sub>15</sub>	max.	40	mΑ
Stabilized voltage	$V_{Z}$	typ.	8,4	V
Reference voltage	$V_{ref}$	typ.	3,72	V
Output pulse repetition frequency range	$f_{\mathbf{o}}$	50 Hz 1	o 400	kHz
Operating ambient temperature range				
TDA1060; T	$T_{amb}$	−25 to	+ 125	oC
TDA1060A	T <sub>amb</sub>	0 t	o + 70	oC
TDA1060B	T <sub>amb</sub>	55 to	+ 150	oC

### **PACKAGE OUTLINES**

TDA1060, TDA1060A: 16-lead DIL; plastic (SOT38). TDA1060B: 16-lead DIL ceramic (cerdip) (SOT74). TDA1060T: 16-lead mini-pack; plastic (SO16; SOT109A).




Fig. 1 Block diagram.




Fig. 2 Pinning diagram.

PIN	NING	
1	VCC	positive supply connection
2	$V_{Z}$	stabilized voltage output
3	FB	feedback input
4	GA	gain adjustment output
5	MOD	modulation input
6	DFM	maximum duty factor input
7	RX	external resistor connection
8	СХ	external capacitor connection
9	SYN	synchronization input
10	EN	ENABLE input
11	CM	overcurrent protection input
12	VEE	common
13	SAT	core saturation and overvoltage protection input
14	QE	emitter output
15	$\sigma_{C}$	collector output
16	FW	feed-forward input

#### **FUNCTIONAL DESCRIPTION**

The TDA1060 contains the control loop for a fixed-frequency pulse-duration regulated SMPS. The device works as follows. The output voltage  $V_{\rm O}$  of the SMPS is sensed via a feedback network and compared with an internal reference voltage  $V_{\rm ref}$ . Any difference between  $V_{\rm O}$  and  $V_{\rm ref}$  is amplified and fed to a pulse-width modulator (PWM), where it is compared with the instantaneous level of a ramp waveform (sawtooth) from an oscillator. The output from the PWM is a rectangular waveform synchronized with the oscillator waveform; its duty factor depends on the difference between  $V_{\rm O}$  and  $V_{\rm ref}$ . This signal drives the base of the SMPS power switching transistor so that its conduction period and hence the amount of energy transferred from the input to the output of the SMPS is controlled, resulting in a constant output voltage.

## Stabilized power supply: V<sub>CC</sub> and V<sub>Z</sub> (pins 1 and 2)

The circuit contains a voltage/current regulator and may be supplied either by a current source (e.g. a series resistor connected to the high voltage input of the SMPS), or a voltage source (e.g. a 12 V battery).

The stabilized voltage, typically 8,4 V, is also available at  $V_Z$ , pin 2 for supplying external circuitry, e.g. a potentiometer to adjust the maximum duty factor. This supply output is protected against short-circuits. The current drawn from this output increases the total IC supply current by the same amount.

When the supply voltage  $V_{CC}$  becomes too low, i.e.  $V_{CC} < V_Z + 0.2 V$ , the circuit is automatically switched off. As soon as the supply voltage exceeds this threshold value by more than 0.2 V the circuit starts the SMPS via the slow start procedure.

### Operating frequency: RX and CX (pins 7 and 8)

The frequency of the sawtooth generator, and hence of the output pulses, is set by an external resistor R7 at RX, pin 7, and an external capacitor C8 at CX, pin 8 (see Fig. 7). The frequency may be set between 50 Hz and 100 kHz and is virtually independent of the supply voltage.

#### Maximum duty factor and slow start: DFM (pin 6)

The maximum duty factor is set by the voltage on the duty factor input DFM (see Fig. 4). This voltage usually is derived from the stabilized power supply  $V_Z$ , pin 2, by an external voltage divider, see Fig. 8. As the upper and lower levels of the sawtooth waveform are set by an internal voltage divider, the accuracy of the maximum duty factor setting is determined by resistor ratios rather than by absolute values.

In case of a short-circuited feedback loop ( $V_{3-12}$  less than typ. 600 mV) the duty factor input is internally biased to the lower level of the sawtooth waveform via a resistor of typ. 1 k $\Omega$ . The maximum duty factor permitted in that case sets a maximum limit to the impedance level of the external voltage divider at pin 6.

During the flyback of the sawtooth the output pulse is inhibited. For a 1 nF capacitor C8 at pin 8 this flyback time is 1  $\mu$ s. This sets a natural limit to the duty factor.

The time constant for the slow start is determined by an external capacitor connected between the maximum duty factor input DFM and V<sub>EE</sub>, pin 12, together with the impedance of the voltage divider at pin 6. This capacitor also determines the dead time before the slow start procedure for remote ON/OFF or when the current sensing voltage has exceeded 600 mV, see below.

If the DFM input is note used it should be connected to  $V_7$  via a resistor of 5 k $\Omega$ .

### FUNCTIONAL DESCRIPTION (continued)

## Control loop sensitivity, stability, and feedback loop fault protection, FB and GA (pins 3 and 4)

The device contains a control loop error amplifier, i.e. a differential amplifier that compares the voltage on the feedback input FB, pin 3, with the internal reference voltage. This reference voltage is a temperature-compensated voltage source based on the band-gap energy of silicon.

The control loop sensitivity is determined by the closed-loop gain A<sub>f</sub> of the error amplifier. Normally the output from the SMPS is connected to the feedback input FB via a voltage divider and a series resistor. The closed-loop gain of the error amplifier is set by applying feedback from the gain adjustment output GA, pin 4, to the feedback input FB by a resistor R3-4, see Fig. 8.

To avoid instability a capacitor should be connected between the gain output GA and V<sub>EE</sub>, pin 12. A 22 nF capacitor will cause the frequency response to fall off above 600 Hz.

The feedback input FB is internally biased to the HIGH level, this gives a protection against a feedback loop fault: an open feedback loop will make the duty factor zero.

A shorted feedback loop (feedback voltage less than typ. 600 mV) causes the maximum duty factor input DFM to be internally biased to the lower level of the sawtooth waveform via a resistor of typ.  $1 \text{ k}\Omega$ , thus substantially reducing the maximum duty factor. This duty factor will then be determined by the impedance of the external voltage divider at DFM, pin 6, and the internal biasing resistor.

### Overcurrent protection input CM (pin 11)

There are two current limits, corresponding with voltages on the overcurrent protection input CM of typ. 480 mV and 600 mV. As soon as the voltage on this input exceeds 480 mV, the running output pulse is immediately terminated; the next pulse starts normally at the next period. If the voltage exceeds 600 mV, the output pulses are inhibited for a certain dead time, during which the slow start capacitor at pin 6 is unloaded. After this the circuit starts again with the slow start procedure.

If the overcurrent protection input CM is not used, it should be connected to VEE, pin 12.

## Feed-forward input FW (pin 16)

The feed-forward input FW can be connected to an external voltage divider from the input voltage of the SMPS, see Fig. 8. It has the effect of varying the supply voltage of the sawtooth generator with respect to the stabilized voltage. When the voltage on the feed-forward input increases, the upper level of the sawtooth is also increased. Since neither the voltage level that sets the maximum duty factor nor the feedback voltage are influenced by the feed-forward, the duty factor reduces (see Fig. 6). This can therefore compensate for mains voltage variations.

If feed-forward is not required the feed-forward input FW should be connected to VEE, pin 12.

### Synchronization input SYN (pin 9)

The frequency of the sawtooth waveform, and hence of the output pulses, can be synchronized via the TTL compatible synchronization input SYN. The synchronizing frequency must be lower than the oscillator free-running frequency. When the synchronization input is LOW the sawtooth generator is stopped; it starts again when the input goes HIGH. Synchronization pulses do not influence the slope of the sawtooth, and hence not the width of the output pulses, they only change their separation in time.

For free-running operation it is advisable to connect the synchronization input SYN to V<sub>7</sub>, pin 2.

### Core saturation and overvoltage protection input SAT (pin 13)

To obtain a protection against core saturation, especially during transient conditions, the output transformer of the SMPS has to be fitted with a winding serving as a current sensor. Its output voltage is rectified and fed to the SAT input.

This core saturation protection may be combined with an overvoltage protection. To this end a portion of the SMPS output voltage is also fed to the SAT input either via a voltage divider or via a suitable regulator diode (zener diode). The output pulses are inhibited as long as the voltage on this input exceeds the threshold voltage, typ. 600 mV.

The voltage at the SAT input does not influence the frequency of the sawtooth generator and hence not of the output pulses.

If none of these protection facilities are used, the SAT input should be connected to VEE, pin 12.

# Remote ON/OFF switching: ENABLE input EN (pin 10)

The output pulses can be switched on and off by applying logic levels to the TTL compatible ENABLE input. A LOW level causes immediate inhibition of the output pulses, a subsequent HIGH level switches the circuit on with the slow-start procedure.

If this facility is not required, EN should be connected to VZ, pin 2.

### Modulation input MOD (pin 5)

The duty factor of the output pulses may be reduced below the value resulting from the voltages on the maximum duty factor input DFM and the gain adjust output GA by applying a lower voltage to the modulation input MOD. This input may be used with an external control loop, e.g. for constant-current control, or to obtain a fold-back characteristic.

If the modulation input is not used, it should be connected to Vz, pin 2.

### Output QC and QE (pins 13 and 14)

To avoid double pulses that might occur at an excessively low mains voltage or an excessively high output current the output is preceded by a latch. The two outputs offer a choice of output current polarity, QC giving a positive current, i.e. a current flowing into the output, and QE giving a negative current, a current flowing out of the output. The two connections have the additional advantage that the relatively large output currents do not flow through the VCC and VEE connections, where they could induce noise.

# **RATINGS**

Limiting values in accordance with the Absolute Maximu	ım System (IEC 134)	
Supply voltage range (voltage source)	y voltage range (voltage source) V <sub>CC</sub>	
Supply current (current source)	Icc	max. 30 mA
Feed-forward input voltage range		
$V_{CC}$ < 24 V	V <sub>16-12</sub>	$0 \text{ to V}_{CC} \text{ V}$
$V_{CC} > 24 V$	V <sub>16-12</sub>	0 to 24 V
Input voltage range (all other inputs)	V <sub>I</sub>	0 to $V_Z$ $V$
Emitter output voltage range	V <sub>14-12</sub>	0 to 5 V
Collector output voltage range	V <sub>15-12</sub>	0 to $V_{\hbox{\scriptsize CC}}$ $V$
Output current		
d.c. (see Figs 3a, c and e)	-l <sub>14</sub> ; l <sub>15</sub>	max. 40 mA
peak; t = max. 1 $\mu$ s; duty factor d $<$ 10%	<sup>- </sup> 14; <sup> </sup> 15	max. 200 mA
Storage temperature range		
TDA1060; T	$T_{stg}$	-55 to + 150 °C
TDA1060A	T <sub>stg</sub>	-55 to + 150 °C
TDA1060B	T <sub>stg</sub>	$-55 \text{ to} + 150 ^{\circ}\text{C}$
Operating ambient temperature range		
TDA1060; T	$T_{amb}$	-25 to + 125 °C
TDA1060A	$T_{amb}$	0 to + 70 °C
TDA1060B	T <sub>amb</sub>	55 to + 150 °C
Power dissipation (see Figs 3b, d and f)	$P_{tot}$	max. 1 W




Fig. 3 Output current and power dissipation derating curves.

# **CHARACTERISTICS**

 $V_{CC} = 12 \text{ V}$ ;  $T_{amb} = \text{operating ambient temperature range, unless otherwise specified.}$ 

parameter	symbol	min.	typ.	max.	unit
Operating ambient temperature range					
TDA1060; T	T <sub>amb</sub>	-25	_	125	oC
TDA1060A	T <sub>amb</sub>	0	_	70	oC
TDA1060B	T <sub>amb</sub>	-55		150	oC.
Supply V <sub>CC</sub> (pin 1)					
Supply voltage					
at I <sub>CC</sub> = 15 mA TDA1060; T	V = =	10.5	22	07	
TDA1000, 1	V <sub>CC</sub>	18,5	23	27	V
TDA1060B	Vcc	18,5	23	27	V
	Vcc	18	23	27,5	V
at I <sub>CC</sub> = 30 mA TDA1060; T	vcc	19,5	24	29	V
TDA1060A	VCC	19,5	24	29	V
TDA1060B	VCC	19	24	29,5	v
Supply current; R7 = 25 k $\Omega$ ;	100		٠,	20,0	
duty factor $\delta = 50\%$ ; $I_Z = 0$ ;					
at T <sub>amb</sub> = 25 °C	<sup>1</sup> cc	2,5	_	10	mA
over ambient temperature range	<sup>1</sup> cc	2,5	_	15	mA
Threshold voltage of low supply	1				
voltage protection at T <sub>amb</sub> = 25 °C	Vcc	8,85		10,8	V
Variation with temperature	$-\Delta V_{CC}/\Delta T$	_	7,5	_	mV/I
Hysteresis of low supply voltage protection	ΔV <sub>CC</sub>		500		
	AACC	_	500	<del></del>	mV
Stabilized supply output V <sub>Z</sub> (pin 2)					
Output voltage at T <sub>amb</sub> = 25 °C	VZ	7,5	8,4	9	V
Variation with temperature	$\Delta V_Z/\Delta T$	-1,5	-	+ 1,5	mV/I
Output current	-IZ	-	_	5	mA
Feedback input FB (pin 3)					ĺ
Input voltage, feedback operation	V <sub>3-12</sub>	2		$V_{Z}$ -1	V
Input current at $V_{3-12} = 2 V$	-13	1,5	12	35	μΑ
Internal reference voltage, measured at pin 3; pins 3 and 4 interconnected and grounded via a 100 nF capacitor;					
$T_{amb} = 25  {}^{\circ}C$	V <sub>ref</sub>	3,42	3,72	4,03	V
Variation with temperature	$\frac{\Delta V_{ref}/V_{ref}}{\Delta T}$	_	0,01	<del></del>	%/K
Variation with supply voltage	$\frac{\Delta V_{ref}}{\Delta V_{CC}}$	_	0,8	_	mV/\

1030

parameter	symbol	min.	typ.	max.	unit
Long-term variation with time	$\pm \Delta V_{ref}/\Delta t$	_	2	_	μV/h
Threshold voltage of feedback loop short-circuit protection at T <sub>amb</sub> = 25 °C	V <sub>3-12</sub>	470	600	720	mV
Variation with temperature	$\frac{\Delta V_{3-12}/V_{3-12}}{\Delta T}$	_	0,01	_	%/K
Gain adjustment output GA (pin 4)					
Open-loop gain, pin 3 to pin 4	Ao	_	60	_	dB
External feedback resistance	R <sub>3-4</sub>	10	_	_	kΩ
Modulator input MOD (pin 5)					
Input current at $V_{5-12} = 2 \text{ V}$ ; $V_{4;6-12} > 2 \text{ V}$	_I <sub>5</sub>		_	5	μΑ
Maximum duty factor input DFM (pin 6)					
Input voltage for limiting the duty factor to $50\%$ ; $f_0 = 20$ to $50$ kHz; $V_{16-12} = 0$ V	V <sub>6-12</sub>	_	0,42V <sub>Z</sub>	_	v
Input current at V <sub>6-12</sub> = 2 V	<sup>−</sup> 16	_	<del></del>	6	μΑ
Capacitor discharge current during fault condition	I <sub>6</sub>	2,5	_	_	mA
Minimum output OFF time at C7 = 1,8 nF	toff	—	1	_	μs
Variation of max. duty factor with temperature at $f_0 = 20 \text{ kHz}$ and $\delta_{max} = 50\%$	$\Delta \delta_{max}/\Delta T$	_	0,02	_	%/K
Internal biasing resistor to $V_{EE}$ at $V_{3-12} = 0 \text{ V}$	R <sub>6-12</sub>	0,75	1	1,25	kΩ
Synchronization input SYN (pin 9)					
Input voltage, sawtooth ON	V <sub>IH</sub>	2	_	٧z	V
sawtooth OFF: TDA1060; TDA1060A;				0.0	
TDA1060T	VIL	0	_	0,8	V
TDA1060B	VIL	0	_	0,6 120	V Δ
Input current at Vg <sub>-12</sub> = 0 V	-IIL	20	_	120	μΑ
External resistor connection RX (pin 7)		_		40	1.0
External frequency adjustment resistor	R7	5	_	40	kΩ
External capacitor connection CX (pin 8) Sawtooth,					
upper level at $V_{16-12} = 0 V$	V <sub>8-12</sub>	-	5,7	-	V
lower level	V <sub>8-12</sub>	-	1,3	_	\ \ \
Oscillator frequency R7 = 6,4 k $\Omega$ , C8 = 6,4 nF	fosc	_	30,5		kHz
Output pulse repetition frequency range	fo	0,05	_	100	kHz
Variation with temperature	$\frac{\Delta f_{O}/f_{O}}{\Delta T}$	_	0,03	_	%/K

# **CHARACTERISTICS** (continued)

parameter	symbol	min.	typ.	max.	unit
Feed-forward input FW (pin 16)					
Input voltage					
for $V_{CC}$ < 24 $V$	V <sub>16-12</sub>	0	-	Vcc	V
for $V_{CC}$ > 24 V	V <sub>16-12</sub>	0	_	24	V
Input current at $V_{16-12} = 16 \text{ V}$ ; $V_{CC} = 18 \text{ V}$ ; $T_{amb} = 25 ^{\circ}\text{C}$	116	-	_	5	μΑ
Frequency variation with input voltage at $V_{16-12} > 8 V$	$\frac{\Delta f_0/f_0}{\Delta V_{16-12}}$		1	_	%/V
Overcurrent protection input CM (pin 11)					
Input voltage	V <sub>11-12</sub>	0	_	$V_{Z}$	V
Input threshold voltage for single pulse inhibit (current limit mode); Tamb = 25 °C	V <sub>T1</sub>	400	_	500	mV
Ratio of threshold voltages for shot down/ slow start and for single pulse inhibit	V <sub>T2</sub> /V <sub>T1</sub>	_	1,25	_	
Threshold variation with temperature	ΔV/ΔΤ	_	125	_	μV/k
Input current at $V_{11-12} = 250 \text{ mV}$	-111	_		10	μΑ
Turn-off delay, $I_{15} = 40 \text{ mA}$ ; $V_{11-12} = 1.2 \times V_{T1}$	td		_	1,0	μs
Core saturation and overvoltage protection inp	ut SAT (pin	' 13)			
Input voltage	V <sub>13-12</sub>	0	_	$V_{Z}$	V
Input threshold voltage at T <sub>amb</sub> = 25 °C	V <sub>13-12</sub>	470	600	720	mV
Threshold variation with temperature	$\Delta V/\Delta T$	_	125	_	μV/k
Input current at V <sub>13-12</sub> = 250 mV	-l <sub>13</sub>		_	7	$\mu A$
	13			•	μ,,
ENABLE input EN (pin 10)					
Input voltage ON	VIN	2	_	$V_{Z}$	V
OFF: TDA1060; TDA1060A; TDA1060T	VIL	0		<b>↓</b> ∠ 0,8	V
TDA1060B	VIL	0	_	0,6	V
Input current at V <sub>10-12</sub> = 0 V	-1 <sub>1</sub> L	20	_	120	μ <sub>Α</sub>
· - · -	'1L	20		120	μ.Λ.
Outputs QC and QE (pins 14 and 15)					
Output current	<sup>-1</sup> 14; <sup>1</sup> 15	40		-	mA
Emitter output voltage	V <sub>14-12</sub>	_	<del></del>	5	V
Collector output voltage at $V_{14-12} = 0 \text{ V}$ ; $I_{15} = 40 \text{ mA}$	V <sub>15-14</sub>	_	_	500	mV




Fig. 4 Maximum duty factor  $\delta_{max}$  as a function of the voltage divider ratio at the duty factor input DFM.




Fig. 5 Soft-start minimum duty factor  $(\delta_0)$  as a function of  $R_{6-2}$  and  $R_{6-12}$ .




Fig. 6 Feed-forward regulation characteristic. Duty factor  $\delta$  as a function of the voltage V<sub>16-12</sub> on the feed-forward input FW.  $\delta_0$  is the duty factor for V<sub>16-12</sub>  $\leq$  V<sub>Z</sub>.




Fig. 7 Typical frequency as a function of C8 (R7 as parameter).




Fig. 8 Connections to the TDA1060 in a switched-mode power supply.

1034




Fig. 9 Application of the TDA1060 in a 24 V, 12 W SMPS with flyback converter.




Fig. 10 Application of the TDA1060 in a 24 V, 240 W SMPS with forward converter.




Fig. 11 Application of the TDA1060 in a 5 V, 30 W SMPS with forward converter and with an optocoupler CNY62 for voltage separation.

# APPLICATION INFORMATION SUPPLIED UPON REQUEST.