INTEGRATED CIRCUITS



Product specification Supersedes data of 2000 Oct 13 File under Integrated Circuits, IC01 2001 Jun 29



### TDA3608Q; TDA3608TH

#### FEATURES

#### General

- Two V<sub>P</sub>-state controlled regulators (regulator 1 and regulator 3) and a power switch
- Regulator 2 and reset circuit operate during load dump and thermal shutdown
- Separate control pins for switching regulator 1, regulator 3 and power switch
- Supply voltage range from –18 to +50 V
- Low reverse current of regulator 2
- Low quiescent current (when regulator 1, regulator 3 and power switch are switched off)
- Hold output circuit for regulator 1 (only valid when regulator 3 output voltage >1.3 V)
- · Reset and hold outputs (open-collector outputs)
- · Adjustable reset delay time
- High ripple rejection
- Backup capacitor connection to supply regulator 2 and reset circuit up to 25 V.

#### Protections

- Reverse polarity safe (down to -18 V without high reverse current)
- Able to withstand voltages up to 18 V at the outputs (supply line may be short circuited)
- ESD protection on all pins
- Thermal protection
- · Load dump protection
- Foldback current limit protection for regulator 1, regulator 2 and regulator 3

#### **ORDERING INFORMATION**

- Delayed foldback current limit protection for power switch (at short-circuit); delay time fixed by reset delay capacitor
- All regulator outputs and power switch are DC short-circuited safe to ground and V<sub>P</sub>.

#### **GENERAL DESCRIPTION**

The TDA3608 is a multiple output voltage regulator with a power switch, intended for use in car radios with or without a microcontroller. It contains:

- Two fixed output voltage regulators with a foldback current protection (regulator 1 and regulator 3) and one fixed output voltage regulator (regulator 2) intended to supply a microcontroller, which also operates during load dump and thermal shutdown
- A power switch with protections, operated by an enable input
- Reset and hold outputs that can be used to interface with the microcontroller; the reset output can be used to call up the microcontroller and the hold output indicates that the regulator 1 output voltage is available and within the range
- A supply pin which can withstand load dump pulses and negative supply voltages
- Regulator 2 which is switched on at a backup voltage higher than 6.5 V and switched off when the regulator 2 output drops below 1.9 V
- A provision for the use of a reserve (backup) supply capacitor that will hold enough energy for regulator 2 (5 V continuous) to allow a microcontroller to prepare for loss of voltage.

TYPE		PACKAGE				
NUMBER	NAME	DESCRIPTION	VERSION			
TDA3608Q	DBS13P	plastic DIL-bent-SIL power package; 13 leads (lead length 12 mm)	SOT141-6			
TDA3608TH	HSOP20	plastic, heatsink small outline package; 20 leads; low stand-off height	SOT418-2			

# TDA3608Q; TDA3608TH

#### QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply		•		•		
V <sub>P</sub>	supply voltage	operating	9.5	14.4	18	V
		regulator 2 on	2.4	14.4	18	V
		reverse polarity; non-operating	-	-	-18	V
		jump start for t $\leq$ 10 minutes	-	-	30	V
		load dump protection for t $\leq$ 50 ms and $t_r \geq$ 2.5 ms	-	-	50	V
l <sub>q</sub>	quiescent supply current	standby mode; $V_P = 12.4 V$	-	500	600	μA
Tj	junction temperature		-40	-	+150	°C
Voltage regulat	tors					
V <sub>REG1</sub>	output voltage of regulator 1	$1 \text{ mA} \le I_{\text{REG1}} \le 600 \text{ mA}$	8.15	8.5	8.85	V
V <sub>REG2</sub>	output voltage of regulator 2	$0.5 \text{ mA} \leq I_{REG2} \leq 150 \text{ mA}$	4.75	5.0	5.25	V
V <sub>REG3</sub>	output voltage of regulator 3	$1 \text{ mA} \le I_{REG3} \le 400 \text{ mA}$	4.75	5.0	5.25	V
Power switch						
V <sub>drop</sub>	dropout voltage	I <sub>SW</sub> = 1 A	-	0.45	0.7	V
		I <sub>SW</sub> = 1.8 A	-	1.0	1.8	V
I <sub>M</sub>	peak current		2	-	_	A

### TDA3608Q; TDA3608TH

#### **BLOCK DIAGRAM**



#### PINNING

SYMBOL	PIN		DESCRIPTION	
STNIDUL	TDA3608Q	TDA3608TH	DESCRIPTION	
VP	1	3	supply voltage	
REG1	2	4	regulator 1 output	
REG3	3	5	regulator 3 output	
EN3	4	6	regulator 3 enable input	
RES	5	8	reset output	
EN1	6	9	regulator 1 enable input	
ENSW	7	10	power switch enable input	
HOLD	8	11	hold output	
C <sub>RES</sub>	9	12	reset delay capacitor connection	
GND	10	14	ground	
REG2	11	15	regulator 2 output	
BU	12	16	backup capacitor connection	
SW	13	17	power switch output	
n.c.	_	1, 2, 7, 13, 18, 19 and 20	not connected	





# TDA3608Q; TDA3608TH

Product specification

#### FUNCTIONAL DESCRIPTION

The TDA3608 is a multiple output voltage regulator with a power switch, intended for use in car radios with or without a microcontroller. Because of low-voltage operation of the car radio, low-voltage drop regulators are used in the TDA3608.

#### **Backup supply**

The charge of the backup capacitor connected to pin BU can be used to supply regulator 2 for a short period when the supply voltage  $V_P$  drops to 0 V (the time depends on the value of the capacitor).

#### **Regulator 1**

When the output voltage of regulator 2 and the supply voltage ( $V_P > 4.5$  V) are both available, regulator 1 can be operated by means of enable pin EN1 (see Fig.4).

#### **Regulator 2**

Regulator 2 switches on (see Fig.5) when the backup voltage exceeds 6.5 V for the first time and switches off when the output voltage of regulator 2 drops below 1.9 V (this is far below an engine start).

#### **Regulator 3**

When the output voltage of regulator 2 and the supply voltage ( $V_P > 4.5$  V) are both available, regulator 3 can be operated by means of enable pin EN3 (see Fig.4).

#### Reset

When regulator 2 is switched on and the output voltage of this regulator is within its voltage range, the reset output (see Fig.5) will be enabled (pin RES goes HIGH through an external pull-up resistor) to generate a reset to the microcontroller.

The reset cycles can be extended by means of an external capacitor connected to pin  $C_{RES}$ . This start-up feature is included to secure a smooth start-up of the microcontroller at first connection, without uncontrolled switching of regulator 2 during the start-up sequence.

#### Hold

Regulator 1 has an open-collector hold output (see Fig.4) indicating that the output voltage is settled at 8.5 V. Pin HOLD is held HIGH by an external pull-up resistor. When the supply voltage  $V_P$  drops or during high load, the output voltage drops out-of-regulation and pin HOLD goes LOW.

### TDA3608Q; TDA3608TH

The hold output is only activated when V<sub>REG3</sub> > 1.3 V. When pin HOLD is connected via a pull-up resistor to the output of regulator 3 spikes will be minimized to 1.3 V (maximum value) because the hold output is only disabled when V<sub>REG3</sub> < 1.3 V.

Pin HOLD will be forced LOW when the load dump protection is activated and also in the standby mode.

#### **Power switch**

The power switch can be controlled by means of enable pin ENSW (see Fig.6).

#### Protections

All output pins are fully protected.

The regulators are protected against load dump (regulator 1 and regulator 3 switch off at  $V_P > 18$  V) and short-circuit (foldback current protection).

The power switch contains a foldback current protection, but this protection is delayed at a short-circuit condition by the reset delay capacitor. During this time the output current is limited to at least 2 A (peak value) and 1.8 A (continuous value) at  $V_P \le 18$  V. During the foldback mode the current is limited to 0.5 A (typical value).

The timing diagram is shown in Fig.7.

The foldback protection is activated when  $V_{SW} < 4$  V. When regulator 2 is out-of-regulation and generates a reset, the power switch is in the foldback mode immediately when  $V_{SW} < 4$  V.

In the standby mode the voltage on the reset delay capacitor is about 4 V and the voltage on the power switch output is  $V_P - 0.45$  V (typical value) at  $I_{SW} = 1$  A. During an overload condition or short-circuit the reset delay capacitor will be charged to a higher voltage. The power switch is in the high current mode while the capacitor is charged, after this the switch is in the foldback mode ( $V_{SW} < 4$  V). While the reset delay capacitor is charged the power switch output can reach its correct output voltage. Now the voltage on the reset delay capacitor is decreased rapidly to 4 V. The reset output voltage is not influenced by this change of voltages. The time of the high current mode depends on the value of the reset delay capacitor.

At  $V_P > 18$  V the power switch is clamped at maximum 17.2 V (to avoid that external connected circuitry is being damaged by an overvoltage) and the power switch will switch off at load dump.









# TDA3608Q; TDA3608TH

#### LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 60134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>P</sub>	supply voltage	operating	_	18	V
		reverse polarity; non-operating	-	-18	V
		jump start for t $\leq$ 10 minutes	-	30	V
		load dump protection for t $\leq$ 50 ms and tr $\geq$ 2.5 ms	_	50	V
P <sub>tot</sub>	total power dissipation	•	_	62	W
T <sub>stg</sub>	storage temperature	non-operating	-55	+150	°C
T <sub>amb</sub>	ambient temperature	operating	-40	+85	°C
Тј	junction temperature	operating	-40	+150	°C

#### THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
R <sub>th(j-c)</sub>	thermal resistance from junction to case			
	TDA3608Q		2	K/W
	TDA3608TH		3.5	K/W
R <sub>th(j-a)</sub>	thermal resistance from junction to ambient	in free air	50	K/W

#### CHARACTERISTICS

 $V_P$  = 14.4 V;  $T_{amb}$  = 25 °C; measured in test circuit of Fig.12; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply						
VP	supply voltage	operating	9.5	14.4	18	V
		regulator 2 on; note 1	2.4	14.4	18	V
		jump start for $t \le 10$ minutes	-	—	30	V
		load dump protection for $t \leq 50 \text{ ms}$ and $t_r \geq 2.5 \text{ ms}$	_	_	50	V
lq	quiescent supply	standby mode; note 2				
	current	V <sub>P</sub> = 12.4 V	-	500	600	μA
		V <sub>P</sub> = 14.4 V	-	520	_	μA
Schmitt tri	gger supply voltage for	regulator 1, regulator 3 and pov	ver swit	tch		
V <sub>thr</sub>	rising threshold voltage		4.0	4.5	5.0	V
V <sub>thf</sub>	falling threshold voltage		3.5	4.0	4.5	V
V <sub>hys</sub>	hysteresis voltage		-	0.5	_	V
Schmitt trigger supply voltage for regulator 2						
V <sub>thr</sub>	rising threshold voltage		6.0	6.5	7.1	V
V <sub>thf</sub>	falling threshold voltage		1.7	1.9	2.2	V
V <sub>hys</sub>	hysteresis voltage		_	4.6	_	V

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Schmitt trigger voltage for enable input (regulator 1, regulator 3 and power switch)						
V <sub>thr</sub>	rising threshold voltage		1.7	2.2	2.7	V
V <sub>thf</sub>	falling threshold voltage		1.5	2.0	2.5	V
V <sub>hys</sub>	hysteresis voltage	$I_{REG} = I_{SW} = 1 \text{ mA}$	0.1	0.2	0.5	V
I <sub>LI</sub>	input leakage current	V <sub>EN</sub> = 5 V	1	5	10	μA
Schmitt tri	gger voltage for reset					
V <sub>thr</sub>	rising threshold voltage of regulator 2	$V_P$ rising; $I_{REG2}$ = 50 mA; note 3	-	V <sub>REG2</sub> – 0.15	V <sub>REG2</sub> - 0.075	V
V <sub>thf</sub>	falling threshold voltage of regulator 2	$V_P$ falling; $I_{REG2}$ = 50 mA; note 3	4.3	V <sub>REG2</sub> – 0.35	-	V
V <sub>hys</sub>	hysteresis voltage		0.1	0.2	0.3	V
Schmitt tri	gger voltage for hold					
V <sub>thr</sub>	rising threshold voltage of regulator 1	V <sub>P</sub> rising; note 3	-	V <sub>REG1</sub> – 0.15	V <sub>REG1</sub> – 0.075	V
V <sub>thf</sub>	falling threshold voltage of regulator 1	V <sub>P</sub> falling; note 3	7.7	V <sub>REG1</sub> – 0.35	-	V
V <sub>hys</sub>	hysteresis voltage		0.1	0.2	0.3	V
Reset and	hold output			•		
I <sub>sinkL</sub>	LOW-level sink current	$V_0 \leq 0.8 \text{ V}$	2	-	_	mA
ILO	output leakage current	V <sub>o</sub> = 5 V; V <sub>P</sub> = 14.4 V	_	-	2	μA
t <sub>r</sub>	rise time	note 4	_	7	50	μs
t <sub>f</sub>	fall time	note 4	_	1	50	μs
Reset dela	y capacitor circuit					
I <sub>ch</sub>	charge current		2	3	4	μA
I <sub>dch</sub>	discharge current		500	800	-	μA
V <sub>thr(res)</sub>	rising threshold voltage for delayed reset pulse		2.8	3.0	3.2	V
V <sub>thr(sw)</sub>	rising threshold voltage for delayed power switch foldback mode	note 5	_	6.4	-	V
t <sub>d(res)</sub>	reset delay time	C7 = 47 nF; note 6	32	47	70	ms
Regulator	1; I <sub>REG1</sub> = 5 mA; unless	otherwise specified				
V <sub>REG1(off)</sub>	output voltage with regulator off		-	1	400	mV
V <sub>REG1</sub>	output voltage	$1 \text{ mA} \le I_{\text{REG1}} \le 600 \text{ mA}$	8.15	8.5	8.85	V
		$9.5 \text{ V} \leq \text{V}_{P} \leq 18 \text{ V}$	8.15	8.5	8.85	V
$\Delta V_{\text{line}}$	line regulation	$9.5 \text{ V} \le \text{V}_{\text{P}} \le 18 \text{ V}$	_	2	75	mV
$\Delta V_{\text{load}}$	load regulation	$1 \text{ mA} \le I_{\text{REG1}} \le 600 \text{ mA}$	-	20	50	mV
lq	quiescent current	I <sub>REG1</sub> = 600 mA	_	25	60	mA
SVRR	supply voltage ripple rejection	$f_i = 3 \text{ kHz}; V_i = 2 \text{ V (p-p)}$	60	70	-	dB

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>drop</sub>	dropout voltage	V <sub>P</sub> = 8.5 V; I <sub>REG1</sub> = 550 mA; note 7	_	0.4	0.7	V
I <sub>m</sub>	current limit	V <sub>REG1</sub> > 7.5 V; see Fig.8; note 8	0.65	1.2	-	А
I <sub>sc</sub>	short-circuit current	$R_L \le 0.5 \Omega$ ; see Fig.8; note 9	250	800	-	mA
Regulator	2; I <sub>REG2</sub> = 5 mA; unless	otherwise specified				•
V <sub>REG2</sub>	output voltage	$0.5 \text{ mA} \le I_{\text{REG2}} \le 150 \text{ mA}$	4.75	5.0	5.25	V
		I <sub>REG2</sub> = 300 mA; note 10	4.75	5.0	5.25	V
		$7 \text{ V} \leq \text{V}_{P} \leq 18 \text{ V}$	4.75	5.0	5.25	V
		$18 \text{ V} \le \text{V}_{\text{P}} \le 50 \text{ V};$ I <sub>REG2</sub> \le 150 mA	4.75	5.0	5.25	V
$\Delta V_{line}$	line regulation	$6 \text{ V} \le \text{V}_{\text{P}} \le 18 \text{ V}$	_	2	50	mV
		$18 \text{ V} \le \text{V}_{\text{P}} \le 50 \text{ V}$	-	15	75	mV
$\Delta V_{load}$	load regulation	$1 \text{ mA} \leq I_{\text{REG2}} \leq 150 \text{ mA}$	_	20	50	mV
		$1 \text{ mA} \le I_{\text{REG2}} \le 300 \text{ mA}$	-	_	100	mV
SVRR	supply voltage ripple rejection	$f_i = 3 \text{ kHz}; V_i = 2 \text{ V} (p-p)$	60	70	-	dB
V <sub>drop</sub>	dropout voltage	normal supply; note 7				
		V <sub>P</sub> = 4.75 V; I <sub>REG2</sub> = 100 mA	_	0.4	0.6	V
		V <sub>P</sub> = 5.75 V; I <sub>REG2</sub> = 200 mA	_	0.8	1.2	V
		backup supply; note 11				
		V <sub>BU</sub> = 4.75 V; I <sub>REG2</sub> = 100 mA	_	0.2	0.5	V
		V <sub>BU</sub> = 5.75 V; I <sub>REG2</sub> = 200 mA	_	0.8	1.0	V
I <sub>m</sub>	current limit	V <sub>REG2</sub> > 4.5 V; see Fig.9; note 8	0.32	0.37	-	A
I <sub>sc</sub>	short-circuit current	$R_L \le 0.5 \Omega$ ; see Fig.9; note 9	20	100	-	mA
Regulator	3; I <sub>REG3</sub> = 5 mA; unless	otherwise specified				
V <sub>REG3(off)</sub>	output voltage with regulator off		_	1	400	mV
V <sub>REG3</sub>	output voltage	$1 \text{ mA} \leq I_{\text{REG3}} \leq 400 \text{ mA}$	4.75	5.0	5.25	V
		$7 \text{ V} \le \text{V}_{P} \le 18 \text{ V}$	4.75	5.0	5.25	V
$\Delta V_{\text{line}}$	line regulation	$7 \text{ V} \leq \text{V}_{P} \leq 18 \text{ V}$	_	2	50	mV
$\Delta V_{load}$	load regulation	$1 \text{ mA} \le I_{\text{REG3}} \le 400 \text{ mA}$	-	20	50	mV
l <sub>q</sub>	quiescent current	I <sub>REG3</sub> = 400 mA	_	15	40	mA
SVRR	supply voltage ripple rejection	$f_i = 3 \text{ kHz}; V_i = 2 \text{ V} (p-p)$	60	70	-	dB
V <sub>drop</sub>	dropout voltage	V <sub>P</sub> = 5.75 V; I <sub>REG3</sub> = 400 mA; note 7	-	1	1.5	V
I <sub>m</sub>	current limit	V <sub>REG3</sub> > 4.5 V; see Fig.10; note 8	0.45	0.70	-	A
I <sub>sc</sub>	short-circuit current	$R_1 \leq 0.5 \Omega$ ; see Fig.10; note 9	100	400	_	mA

### TDA3608Q; TDA3608TH

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Power swi	tch			•	•	•
V <sub>drop</sub>	dropout voltage	I <sub>SW</sub> = 1 A; note 12	-	0.45	0.7	V
		I <sub>SW</sub> = 1.8 A; note 12	-	1.0	1.8	V
V <sub>cl</sub>	clamping voltage	$V_P \ge 18 V$	15	16.2	17.2	V
V <sub>fb</sub>	flyback voltage behaviour	I <sub>SW</sub> = -100 mA	-	V <sub>P</sub> + 3	22	V
I <sub>dc</sub>	continuous current	$V_{P} = 16 \text{ V}; \text{ V}_{SW} = 13.5 \text{ V}$	1.8	2.0	-	A
I <sub>M</sub>	peak current	V <sub>P</sub> = 17 V; see Fig.11; note 13	2	-	-	A
I <sub>sc</sub>	short-circuit current	V <sub>P</sub> = 14.4 V; V <sub>SW</sub> < 3.5 V; see Fig.11; note 14	-	0.5	-	A
Backup switch						
I <sub>dc</sub>	continuous current		0.3	0.35	-	A
V <sub>cl</sub>	clamping voltage	$V_P \ge 16.7 V$	-	_	16	V
l <sub>r</sub>	reverse current	$V_P = 0; V_{BU} = 12.4 V;$ note 15	-	-	900	mA

#### Notes

- 1. The minimum value is the minimum operating voltage, only if  $V_P$  has exceeded 6.5 V.
- The quiescent current is measured in the standby mode. Therefore, the enable inputs of regulator 1, regulator 3 and the power switch are grounded and R<sub>L(REG2)</sub> = ∞.
- 3. The voltage of the regulator drops as a result of a  $V_P$  drop.
- 4. The rise and fall time is measured with a 10 k $\Omega$  pull-up resistor and CL = 50 pF.
- 5. This is the threshold voltage for the delay time of the power switch. The voltage on the reset delay capacitor increases only at low output voltage of the power switch (for example at short circuit). When the voltage on this capacitor exceeds this threshold voltage, the power switch is set to the foldback mode. The power switch is also protected by the temperature protection.
- 6. Delay time calculation:

a) Reset pulse delay: 
$$t_{d(res)} = \frac{C}{I_{ch}} \times V_{C (th1)} = C \times 1000 \times 10^3$$
 [sec] The delay time is 47 ms for C = 47 nF.

b) Power switch delay: 
$$t_{d(sw)} = \frac{C}{I_{ch}} \times V_{C (th2)} = C \times 500 \times 10^3$$
 [sec] The delay time is 23.5 ms for C = 47 nF.

- The dropout voltage of regulator 1, regulator 2 and regulator 3 is measured between pin V<sub>P</sub> and pins REG1, REG2 or REG3 respectively.
- 8. During current limit, current  $I_m$  is held constant.
- 9. The foldback current protection limits the dissipated power at short-circuit.
- 10. The peak current of 300 mA can only be applied for short periods (t < 100 ms).
- 11. The dropout voltage is measured between pins BU and REG2.
- 12. The dropout voltage of the power switch is measured between pins  $V_P$  and SW.
- 13. The maximum output current of the power switch is limited to 1.8 A when  $V_P$  > 18 V.

- 14. During short-circuit, current  $I_{sc}$  of the power switch is held constant to a lower value than the continuous current after a delay of at least 10 ms. Furthermore, a foldback function is activated after the delay. When  $V_{SW}$  < 3.5 V, the short-circuit current is reduced to 0.5 A (typical value). The short-circuit protection of the power switch functions best when C1 = 220  $\mu$ F and C2 = 10  $\mu$ F.
- 15. The reverse current of the backup switch is the current which is flowing out of pin  $V_P$  at  $V_P = 0$  V.



### TDA3608Q; TDA3608TH

#### **TEST AND APPLICATION INFORMATION**

#### **Test information**



#### Application information

Table 1 Noise figure: note 1

#### NOISE

The noise on the supply line depends on the value of the supply capacitor and is caused by a current noise (the output noise of the regulators is translated into a current noise by means of the output capacitors). Table 1 shows the noise figure with the corresponding output capacitor  $C_o$  for each regulator. The noise is minimal when a high frequency capacitor of 220 nF in parallel with an electrolytic capacitor of 100  $\mu$ F is connected directly to pins V<sub>P</sub> and GND.

	NOISE FIGURE (µV)			
REGULATOR	$C_o = 10 \ \mu F$	<b>C</b> <sub>o</sub> = 47 μF	$C_o = 100 \ \mu F$	
1	225	150	135	
2	225	150	135	
3	255	200	180	

#### Note

1. Measured at a bandwidth of 200 kHz.

#### STABILITY

The regulators are made stable with the externally connected output capacitors. The output capacitors can be selected using the graphs of Figs 13 and 14. When an electrolytic capacitor is used, the temperature behaviour of this output capacitor can cause oscillations at low temperature. The next two examples show how an output capacitor value is selected.

#### Example 1

The regulator 1 is made stable with an electrolytic output capacitor of 220  $\mu$ F with ESR = 0.15  $\Omega$ . At T<sub>amb</sub> = -30 °C the capacitor value is decreased to 73  $\mu$ F and the ESR is increased to 1.1  $\Omega$ . The regulator remains stable at T<sub>amb</sub> = -30 °C (see Fig.13).

#### Example 2

The regulator 2 is made stable with an electrolytic capacitor of 10  $\mu$ F with ESR = 3  $\Omega$ . At T<sub>amb</sub> = -30 °C the capacitor value is decreased to 3  $\mu$ F and the ESR is increased to 23.1  $\Omega$ . The regulator will be instable at T<sub>amb</sub> = -30 °C (see Fig.14).

#### Solution

Use a tantalum capacitor of 10  $\mu$ F or a larger electrolytic capacitor. The use of tantalum capacitors is recommended to avoid problems with stability at low temperatures.



Fig.13 Curves for selecting value of output capacitor for regulator 1 and regulator 3.



### TDA3608Q; TDA3608TH

#### PACKAGE OUTLINES





### TDA3608Q; TDA3608TH

#### SOLDERING

#### Introduction

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"Data Handbook IC26; Integrated Circuit Packages"* (document order number 9398 652 90011).

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mount components are mixed on one printed-circuit board. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended.

#### Through-hole mount packages

#### SOLDERING BY DIPPING OR BY SOLDER WAVE

The maximum permissible temperature of the solder is 260 °C; solder at this temperature must not be in contact with the joints for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature ( $T_{stg(max)}$ ). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

#### MANUAL SOLDERING

Apply the soldering iron (24 V or less) to the lead(s) of the package, either below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 °C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 °C, contact may be up to 5 seconds.

#### Surface mount packages

#### **REFLOW SOLDERING**

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method. Typical reflow peak temperatures range from 215 to 250 °C. The top-surface temperature of the packages should preferable be kept below 220 °C for thick/large packages, and below 235 °C for small/thin packages.

#### WAVE SOLDERING

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
  - larger than or equal to 1.27 mm, the footprint longitudinal axis is preferred to be parallel to the transport direction of the printed-circuit board;
  - smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

• For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time is 4 seconds at 250 °C. A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

#### MANUAL SOLDERING

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

### TDA3608Q; TDA3608TH

#### Suitability of IC packages for wave, reflow and dipping soldering methods

MOUNTING	PACKAGE	SOLDERING METHOD			
MOONTING	FACKAGE	WAVE	REFLOW <sup>(1)</sup>	DIPPING	
Through-hole mount	DBS, DIP, HDIP, SDIP, SIL	suitable <sup>(2)</sup>	_	suitable	
Surface mount	BGA, LFBGA, SQFP, TFBGA	not suitable	suitable	-	
	HBCC, HLQFP, HSQFP, HSOP, HTQFP, HTSSOP, SMS	not suitable <sup>(3)</sup>	suitable	_	
	PLCC <sup>(4)</sup> , SO, SOJ	suitable	suitable	-	
	LQFP, QFP, TQFP	not recommended <sup>(4)(5)</sup>	suitable	-	
	SSOP, TSSOP, VSO	not recommended <sup>(6)</sup>	suitable	-	

#### Notes

- 1. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the *"Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods"*.
- 2. For SDIP packages, the longitudinal axis must be parallel to the transport direction of the printed-circuit board.
- 3. These packages are not suitable for wave soldering as a solder joint between the printed-circuit board and heatsink (at bottom version) can not be achieved, and as solder may stick to the heatsink (on top version).
- 4. If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- 5. Wave soldering is only suitable for LQFP, QFP and TQFP packages with a pitch (e) equal to or larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- 6. Wave soldering is only suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.

TDA3608Q; TDA3608TH

#### DATA SHEET STATUS

DATA SHEET STATUS <sup>(1)</sup>	PRODUCT STATUS <sup>(2)</sup>	DEFINITIONS
Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Changes will be communicated according to the Customer Product/Process Change Notification (CPCN) procedure SNW-SQ-650A.

#### Notes

- 1. Please consult the most recently issued data sheet before initiating or completing a design.
- 2. The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

#### DEFINITIONS

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### DISCLAIMERS

Life support applications — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

**Right to make changes** — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

# TDA3608Q; TDA3608TH

NOTES

# TDA3608Q; TDA3608TH

NOTES

# TDA3608Q; TDA3608TH

NOTES

# Philips Semiconductors – a worldwide company

Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB, Argentina: see South America Tel. +31 40 27 82785, Fax. +31 40 27 88399 Australia: 3 Figtree Drive, HOMEBUSH, NSW 2140, New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. +61 2 9704 8141, Fax. +61 2 9704 8139 Tel. +64 9 849 4160, Fax. +64 9 849 7811 Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213, Norway: Box 1, Manglerud 0612, OSLO. Tel. +43 1 60 101 1248. Fax. +43 1 60 101 1210 Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6, 220050 MINSK, Tel. +375 172 20 0733, Fax. +375 172 20 0773 Belgium: see The Netherlands Brazil: see South America Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor, 51 James Bourchier Blvd., 1407 SOFIA, Tel. +359 2 68 9211, Fax. +359 2 68 9102 Canada: PHILIPS SEMICONDUCTORS/COMPONENTS, Tel. +1 800 234 7381, Fax. +1 800 943 0087 China/Hong Kong: 501 Hong Kong Industrial Technology Centre, 72 Tat Chee Avenue, Kowloon Tong, HONG KONG, Tel. +852 2319 7888, Fax. +852 2319 7700 Colombia: see South America Czech Republic: see Austria Denmark: Sydhavnsgade 23, 1780 COPENHAGEN V, Tel. +45 33 29 3333, Fax. +45 33 29 3905 Finland: Sinikalliontie 3, FIN-02630 ESPOO, Tel. +358 9 615 800, Fax. +358 9 6158 0920 France: 7 - 9 Rue du Mont Valérien, BP317, 92156 SURESNES Cedex, Tel. +33 1 4728 6600, Fax. +33 1 4728 6638 Germany: Hammerbrookstraße 69, D-20097 HAMBURG, Tel. +49 40 2353 60, Fax. +49 40 2353 6300 Hungary: Philips Hungary Ltd., H-1119 Budapest, Fehervari ut 84/A, Tel: +36 1 382 1700, Fax: +36 1 382 1800 India: Philips INDIA Ltd, Band Box Building, 2nd floor, 254-D, Dr. Annie Besant Road, Worli, MUMBAI 400 025, Tel. +91 22 493 8541, Fax. +91 22 493 0966 Indonesia: PT Philips Development Corporation, Semiconductors Division. Gedung Philips, JI. Buncit Raya Kav.99-100, JAKARTA 12510, Tel. +62 21 794 0040 ext. 2501, Fax. +62 21 794 0080 Ireland: Newstead, Clonskeagh, DUBLIN 14, Tel. +353 1 7640 000, Fax. +353 1 7640 200 Israel: RAPAC Electronics, 7 Kehilat Saloniki St, PO Box 18053, TEL AVIV 61180, Tel. +972 3 645 0444, Fax. +972 3 649 1007 Italy: PHILIPS SEMICONDUCTORS, Via Casati, 23 - 20052 MONZA (MI), Tel. +39 039 203 6838. Fax +39 039 203 6800 Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108-8507, Tel. +81 3 3740 5130, Fax. +81 3 3740 5057 Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. +82 2 709 1412, Fax. +82 2 709 1415 Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Tel. +60 3 750 5214, Fax. +60 3 757 4880 Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905, Tel. +9-5 800 234 7381, Fax +9-5 800 943 0087

Middle East: see Italy

under patent- or other industrial or intellectual property rights.

Marketing Communications, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Fax. +31 40 27 24825

© Philips Electronics N.V. 2001

For all other countries apply to: Philips Semiconductors, SCA72 All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license

Printed in The Netherlands

753503/03/pp24

Date of release: 2001 Jun 29

Document order number: 9397 750 08405

Let's make things better.







Tel. +381 11 3341 299, Fax.+381 11 3342 553

Internet: http://www.semiconductors.philips.com