

# Bipolar/JFET, Audio Operational Amplifier

OP176\*

#### **FEATURES**

Low Noise: 6 nV/√Hz High Slew Rate: 25 V/µs Wide Bandwidth: 10 MHz Low Supply Current: 2.5 mA Low Offset Voltage: 1 mV

Unity Gain Stable SO-8 Package APPLICATIONS Line Driver

Active Filters Fast Amplifiers Integrators

#### GENERAL DESCRIPTION

The OP176 is a low noise, high output drive op amp that features the Butler Amplifier front-end. This new front-end design combines both bipolar and JFET transistors to attain amplifiers with the accuracy and low noise performance of bipolar transistors, and the speed and sound quality of JFETs. Total Harmonic Distortion plus Noise equals previous audio amplifiers, but at much lower supply currents.


Improved dc performance is also provided with bias and offset currents greatly reduced over purely bipolar designs. Input offset voltage is guaranteed at 1 mV and is typically less than

# PIN CONNECTIONS

8-Lead Narrow-Body SO (S Suffix)

NULL 1 -IN 2 +IN 3 V- 4


8 NC
7 V+
6 OUT
5 NULL 8-Lead Epoxy DIP (P Suffix)




 $200~\mu V$ . This allows the OP176 to be used in many dc coupled or summing applications without the need for special selections or the added noise of additional offset adjustment circuitry.

The output is capable of driving 600  $\Omega$  loads to 10 V rms while maintaining low distortion. THD + Noise at 3 V rms is a low 0.0006%.

The OP176 is specified over the extended industrial (-40°C to +85°C) temperature range. OP176s are available in both plastic DIP and SO-8 packages. SO-8 packages are available in 2500 piece reels. Many audio amplifiers are not offered in SO-8 surface mount packages for a variety of reasons, however, the OP176 was designed so that it would offer full performance in surface mount packaging.





Simplified Schematic

#### REV. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood. MA 02062-9106, U.S.A. Tel: 617/329-4700 Fax: 617/326-8703

# **OP176-SPECIFICATIONS**

# **ELECTRICAL CHARACTERISTICS** (@ $V_s = \pm 15.0 \text{ V}$ , $T_A = +25 ^{\circ}\text{C}$ unless otherwise noted)

Parameter	Symbol	Conditions	Min	Тур	Max	Units
INPUT CHARACTERISTICS Offset Voltage Offset Voltage Input Bias Current Input Offset Current Input Voltage Range Common-Mode Rejection Large Signal Voltage Gain	$egin{array}{c} V_{OS} \ V_{OS} \ I_{B} \ \end{array} \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $	$\begin{aligned} -40^{\circ}\text{C} &\leq \text{T}_{\text{A}} \leq +85^{\circ}\text{C} \\ \text{V}_{\text{CM}} &= 0 \text{ V} \\ \text{V}_{\text{CM}} &= 0 \text{ V}, -40^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq +85^{\circ}\text{C} \\ \text{V}_{\text{CM}} &= 0 \text{ V}, -40^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq +85^{\circ}\text{C} \\ \text{V}_{\text{CM}} &= 10.5 \text{ V}, \\ -40^{\circ}\text{C} &\leq \text{T}_{\text{A}} \leq +85^{\circ}\text{C} \\ \text{R}_{\text{L}} &= 2 \text{ k}\Omega \\ \text{R}_{\text{L}} &= 2 \text{ k}\Omega, -40^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq +85^{\circ}\text{C} \\ \text{R}_{\text{C}} &= 600 \text{ C} \end{aligned}$	-10.5 80 250 175	106	1 1.25 350 400 ±50 ±100 +10.5	mV mV nA nA nA NA V dB V/mV V/mV
Offset Voltage Drift	$\Delta V_{os}/\Delta T$	$R_L = 600 \Omega$		200 5		ν/mν μV/°C
OUTPUT CHARACTERISTICS Output Voltage Swing Output Short Circuit Current	$ m V_{o}$ $ m I_{sc}$	$R_{L} = 2 \text{ k}\Omega, -40^{\circ}\text{C} \le T_{A} \le +85^{\circ}\text{C}$ $R_{L} = 600 \Omega, V_{S} = \pm 18 \text{ V}$	-13.5 -14.8 ±25	±50	+13.5 +14.8	V V mA
POWER SUPPLY Power Supply Rejection Ratio	PSRR	$V_{S} = \pm 4.5 \text{ V to } \pm 18 \text{ V}$ -40°C \le T <sub>A</sub> \le +85°C	86 80	108		dB dB
Supply Current Supply Current	$egin{array}{c} I_{ m SY} \ I_{ m SY} \end{array}$	$V_S = \pm 4.5 \text{ V to } \pm 18 \text{ V}, V_O = 0 \text{ V},$ $R_L = \infty, -40^{\circ}\text{C} \le T_A \le +85^{\circ}\text{C}$ $V_S = \pm 22 \text{ V}, V_O = 0 \text{ V}, R_L = \infty,$ $-40^{\circ}\text{C} \le T_A \le +85^{\circ}\text{C}$			2.5 2.75	mA mA
Supply Voltage Range	$V_s$	-40 C S I <sub>A</sub> S +65 C	±4.5		±22	V
DYNAMIC PERFORMANCE Slew Rate Gain Bandwidth Product	SR GBP	$R_L = 2 \text{ k}\Omega$	15	25 10		V/µs MHz
AUDIO PERFORMANCE THD + Noise Voltage Noise Density Current Noise Density	$e_n$ $i_n$	$V_{IN} = 3 \text{ V rms},$ $R_{L} = 2 \text{ k}\Omega, \text{ f} = 1 \text{ kHz}$ $f = 1 \text{ kHz}$ $f = 1 \text{ kHz}$		0.001 6 0.5		$^{\%}_{nV/\sqrt{Hz}}_{pA/\sqrt{Hz}}$

Specifications subject to change without notice.

# **WAFER TEST LIMITS** (@ $V_s = \pm 15.0 \text{ V}$ , $T_A = +25 ^{\circ}\text{C}$ unless otherwise noted)

Parameter	Symbol	Conditions	Limit	Units
Offset Voltage	V <sub>os</sub>		1	mV max
Input Bias Current	$I_{\scriptscriptstyle B}$	$V_{CM} = 0 \text{ V}$	350	nA max
Input Offset Current	I <sub>os</sub>	$V_{CM} = 0 \text{ V}$	±50	nA max
Input Voltage Range <sup>1</sup>	$ m V_{CM}$	3.12	±10.5	V min
Common-Mode Rejection	CMRR	$V_{CM} = \pm 10.5 \text{ V}$	80	dB min
Power Supply Rejection Ratio	PSRR	$V = \pm 4.5 \text{ V to } \pm 18 \text{ V}$	86	dB min
Large Signal Voltage Gain	$A_{vo}$	$R_L = 2 k\Omega$	250	V/mV min
Output Voltage Range	Vo	$R_L = 2 k\Omega$	13.5	V min
	_	$V_{\rm S} = \pm 18.0 \text{ V}, R_{\rm L} = 600 \Omega$	14.8	V min
Supply Current	$I_{sy}$	$V_S = \pm 22.0 \text{ V}, V_O = 0 \text{ V}, R_L = \infty$	2.75	mA max
		$V_{S} = \pm 4.5 \text{ V to } \pm 18 \text{ V},$	2.5	mA max
		$V_0 = 0 \text{ V}, R_L = \infty$		

#### NOTES

Electrical tests and wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualifications through sample lot assembly and testing.

<sup>1</sup>Guaranteed by CMR test.


#### ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

Supply Voltage
Input Voltage <sup>2</sup>
Differential Input Voltage <sup>2</sup> ±7.5 V
Output Short-Circuit Duration to GND Indefinite
Storage Temperature Range
P, S Package
Operating Temperature Range
OP176G
Junction Temperature Range
P, S Package
Lead Temperature Range (Soldering, 60 sec) +300°C

Package Type	$\theta_{JA}^{3}$	$\theta_{JC}$	Units
8-Pin Plastic DIP (P)	103	43	°C/W
8-Pin SOIC (S)	158	43	°C/W

#### NOTES

#### DICE CHARACTERISTICS



OP176 Die Size  $0.069 \times 0.067$  Inch, 4,623 Sq. Mils. Substrate (Die Backside) Is Connected to V–. Transistor Count, 26.

#### ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
OP176GP OP176GS OP176GSR OP176GBC	-40°C to +85°C -40°C to +85°C -40°C to +85°C +25°C	8-Pin Plastic DIP 8-Pin SOIC SO-8 Reel, 2500 Pieces DICE	N-8 SO-8

#### CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the OP176 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



REV. 0 -3-

 $<sup>^1\</sup>mbox{Absolute}$  maximum ratings apply to both DICE and packaged parts, unless otherwise noted.

<sup>&</sup>lt;sup>2</sup>For input voltages greater than ±7.5 V limit input current to less than 5 mA.  $^3\theta_{JA}$  is specified for the worst case conditions, i.e.,  $\theta_{JA}$  is specified for device in socket for P-DIP packages;  $\theta_{JA}$  is specified for device soldered in circuit board for SOIC package.

# **OP176-Typical Characteristics**




Figure 1. Input Offset Voltage Drift Distribution @  $\pm 15$  V




Figure 2. Output Swing vs. Temperature




Figure 3. Input Bias Current vs. Temperature




Figure 4. Maximum Output Swing vs. Frequency




Figure 5. Maximum Output Swing vs. Load Resistance




Figure 6. Supply Current per Amplifier vs. Supply Voltage

-4- REV. 0




Figure 7. Short Circuit Current vs. Temperature @  $\pm$ 15 V




Figure 8. Open-Loop Gain & Phase vs. Frequency




Figure 9. Closed-Loop Gain vs. Frequency




Figure 10. Power Supply Rejection vs. Frequency




Figure 11. Open-Loop Gain vs. Temperature




Figure 12. Closed-Loop Output Impedance vs. Frequency

REV. 0 -5-




Figure 13. Common-Mode Rejection vs. Frequency




Figure 14. Small Signal Overshoot vs. Load Capacitance




Figure 15. Slew Rate vs. Differential Input Voltage




Figure 16. Gain Bandwidth Product & Phase Margin vs. Temperature




Figure 17. Slew Rate vs. Load Capacitance




Figure 18. Slew Rate vs. Temperature

0P176




Figure 19. Voltage Noise Density vs. Frequency




Figure 20. Small Signal Transient Response




Figure 21. Current Noise Density vs. Frequency




Figure 22. Large Signal Transient Response

REV. 0 -7-

#### APPLICATIONS

#### **Short Circuit Protection**

The OP176 has been designed with output short circuit protection. The typical output drive current is  $\pm 50$  mA. This high output current and wide output swing combine to yield an excellent audio amplifier, even when driving large signals, at low power and in a small package.

#### **Total Harmonic Distortion**

Total Harmonic Distortion + Noise (THD + N) of the OP176 is well below 0.001% with any load down to 600  $\Omega$ . However, this is dependent upon the peak output swing. In Figure 23 it is seen that the THD + Noise with 3 V rms output is below 0.001%. In the following Figure 24, THD + Noise is below 0.001% for the 10 k $\Omega$  and 2 k $\Omega$  loads but increases to above 0.01% for the 600  $\Omega$  load condition. This is a result of the output swing capability of the OP176. Notice the results in Figure 25, showing THD vs.  $V_{\rm IN}$  (V rms).




FIGURE 23. THD + Noise vs. Frequency




Figure 24. THD + Noise vs. R<sub>LOAD</sub>




Figure 25. THD + Noise vs. Output Amplitude (V rms)

The output of the OP176 is designed to maintain low harmonic distortion while driving 600  $\Omega$  loads. However, driving 600  $\Omega$  loads with very high output swings results in higher distortion if clipping occurs.

To attain low harmonic distortion with large output swings, supply voltages may be increased. Figure 26 shows the performance of the OP176 driving 600  $\Omega$  loads with supply voltages varying from  $\pm 18$  volts to  $\pm 20$  volts. Notice that with  $\pm 18$  volt supplies the distortion is fairly high, while with  $\pm 20$  volt supplies it is a very low 0.0007%.




Figure 26. THD + Noise vs. Supply Voltage

-8- REV. 0

#### Noise

The voltage noise density of the OP176 is below 6 nV/ $\overline{\text{Hz}}$  from 30 Hz. This enables low noise designs to have good performance throughout the full audio range. Figure 27 shows a typical OP176 with a 1/f corner at 6 Hz.




Figure 27. 1/f Noise Corner

#### **Noise Testing**

For audio applications the noise density is usually the most important noise parameter. For characterization the OP176 is tested using an Audio Precision, System One. The input signal to the Audio Precision must be amplified enough to measure accurately. For the OP176 the noise is gained by approximately 1020 using the circuit shown in Figure 28. Any readings on the Audio Precision must then be divided by the gain. In implementing this test fixture, good supply bypassing is essential.




Figure 28. Noise Test

#### Upgrading "5534" Sockets

The OP176 is a superior amplifier for upgrading existing designs using the industry standard 5534. In most application circuits, the OP176 can directly replace the 5534 without any modifications to the surrounding circuitry. Like the 5534, the OP176 follows the industry standard, single op amp pinout. The difference between these two devices is the location of the null pins and the 5534's compensation capacitor.

The 5534 normally requires a 22 pF capacitor between Pins 5 and 8 for stable operation. Since the OP176 is internally compensated for unity gain operation, it does not require external compensation. Nevertheless, if the 5534 socket already includes a capacitor, the OP176 can be inserted without removing it. Since the OP176's Pin 8 is a "NO CONNECT" pin, there is no internal connection to that pin. Thus, the 22 pF capacitor would be electrically connected through Pin 5 to the internal nulling circuitry. With the other end left open, the capacitor should have no effect on the circuit. However, to avoid altogether any possibility for noise injection, it is recommended that the 22 pF capacitor be cut out of the circuit entirely.

If the original 5534 socket includes offset nulling circuitry, one would find a 10 k $\Omega$  to 100 k $\Omega$  potentiometer connected between Pins 1 and 8 with said potentiometer's wiper arm connected to V+. In order to upgrade the socket to the OP176, this circuit should be removed before inserting the OP176 for its offset nulling scheme uses Pins 1 and 5. Whereas the wiper arm of the 5534 trimming potentiometer is connected to the positive supply, the OP176's wiper arm is connected to the negative supply. Directly substituting the OP176 into the original socket would inject a large current imbalance into its input stage. In this case, the potentiometer should be removed altogether, or, if nulling is still required, the trimming potentiometer should be rewired to match the nulling circuit as illustrated in Figure 29.




Figure 29. Offset Voltage Nulling Scheme

#### **Input Overcurrent Protection**

The maximum input differential voltage that can be applied to the OP176 is determined by a pair of internal Zener diodes connected across its inputs. They limit the maximum differential input voltage to  $\pm 7.5$  V. This is to prevent emitter-base junction breakdown from occurring in the input stage of the OP176 when very large differential voltages are applied. However, in order to preserve the OP176's low input noise voltage, internal resistances in series with the inputs were not used to limit the current in the clamp diodes. In small signal applications, this is not an issue; however, in applications where large differential voltages can be inadvertently applied to the device, large transient currents can flow through these diodes. Although these diodes have been designed to carry a current of ±5 mA, external resistors as shown in Figure 30 should be used in the event that the OP176's differential voltage were to exceed ±7.5 V.




Figure 30. Input Overcurrent Protection

REV. 0 –9–

#### **Output Voltage Phase Reversal**

Since the OP176's input stage combines bipolar transistors for low noise and p-channel JFETs for high speed performance, the output voltage of the OP176 may exhibit phase reversal if either of its inputs exceeds the specified negative common-mode input voltage. This might occur in some applications where a transducer, or a system, fault might apply very large voltages upon the inputs of the OP176. Even though the input voltage range of the OP176 is  $\pm 10.5$  V, an input voltage of approximately -13.5 V will cause output voltage phase reversal. In inverting amplifier configurations, the OP176's internal 7.5 V clamping diodes will prevent phase reversal; however, they will not prevent this effect from occurring in noninverting applications. For these applications, the fix is a 3.92 k $\Omega$  resistor in series with the noninverting input of the device and is illustrated in Figure 31.




Figure 31. Output Voltage Phase Reversal Fix

#### Overdrive Recovery

The overdrive recovery time of an operational amplifier is the time required for the output voltage to recover to a rated output level from a saturated condition. This recovery time is important in applications where the amplifier must recover quickly after a large abnormal transient event. The circuit shown in Figure 32 was used to evaluate the OP176's overload recovery time. The OP176 takes approximately 1  $\mu$ s to recover to  $V_{OUT}$  = +10 V and approximately 900 ns to recover to  $V_{OUT}$  = -10 V.




Figure 32. Overload Recovery Time Test Circuit

#### **High Speed Operation**

As with most high speed amplifiers, care should be taken with supply decoupling, lead dress, and component placement. Recommended circuit configurations for inverting and noninverting applications are shown in Figure 33 and Figure 34.




Figure 33. Unity Gain Follower




Figure 34. Unity Gain Inverter

In inverting and noninverting applications, the feedback resistance forms a pole with the source resistance and capacitance  $(R_{S}$  and  $C_{S})$  and the OP176's input capacitance  $(C_{\rm IN})$ , as shown in Figure 35. With  $R_{S}$  and  $R_{\rm F}$  in the  $k\Omega$  range, this pole can create excess phase shift and even oscillation. A small capacitor,  $C_{\rm FB}$ , in parallel with  $R_{\rm FB}$  eliminates this problem. By setting  $R_{S}$   $(C_{S}+C_{\rm IN})=R_{\rm FB}$   $C_{\rm FB}$ , the effect of the feedback pole is completely removed.




Figure 35. Compensating the Feedback Pole

-10- REV. 0

#### **Attention to Source Impedances Minimizes Distortion**

Since the OP176 is a very low distortion amplifier, careful attention should be given to source impedances seen by both inputs. As with many FET-type amplifiers, the p-channel JFETs in the OP176's input stage exhibit a gate-to-source capacitance that varies with the applied input voltage. In an inverting configuration, the inverting input is held at a virtual ground and, as such, does not vary with input voltage. Thus, since the gate-to-source voltage is constant, there is no distortion due to input capacitance modulation. In noninverting applications, however, the gate-to-source voltage is not constant. The resulting capacitance modulation can cause distortion above 1 kHz if the input impedance is > 2 k $\Omega$  and unbalanced.

Figure 36 shows some guidelines for maximizing the distortion performance of the OP176 in noninverting applications. The best way to prevent unwanted distortion is to ensure that the parallel combination of the feedback and gain setting resistors ( $R_{\rm F}$  and  $R_{\rm G}$ ) is less than 2 k $\Omega$ . Keeping the values of these resistors small has the added benefits of reducing the thermal noise of the circuit and dc offset errors. If the parallel combination of  $R_{\rm F}$  and  $R_{\rm G}$  is larger than 2 k $\Omega$ , then an additional resistor,  $R_{\rm S}$ , should be used in series with the noninverting




Figure 36. Balanced Input Impedance to Mininize Distortion in Noninverting Amplifier Circuits


input. The value of  $R_{\rm S}$  is determined by the parallel combination of  $R_{\rm F}$  and  $R_{\rm G}$  to maintain the low distortion performance of the OP176. For a more generalized treatment on circuit impedances and their effects on circuit distortion, please review the section on Active Filters at the end of the Applications section.

#### **Driving Capacitive Loads**

As with any high speed amplifier, care must be taken when driving capacitive loads. The graph in Figure 14 shows the OP176's overshoot versus capacitive load. The test circuit is a standard noninverting voltage follower; it is this configuration that places the most demand on an amplifier's stability. For capacitive loads greater than 400 pF, overshoot exceeds 40% and is roughly equivalent to a 45° phase margin. If the application requires the OP176 to drive loads larger than 400 pF, then external compensation should be used.

Figure 37 shows a simple circuit which uses an in-the-loop compensation technique that allows the OP176 to drive any capacitive load. The equations in the figure allow optimization of the output resistor,  $R_{\rm X}$ , and the feedback capacitor,  $C_{\rm F}$ , for optimal circuit stability. One important note is that the circuit bandwidth is reduced by the feedback capacitor,  $C_{\rm F}$ , and is given by:

$$BW = \frac{1}{2 \pi R_F C_F}$$



 $R_{X} = \frac{R_{O} R_{G}}{R_{F}} \quad \text{WHERE } R_{O} = \text{OPEN-LOOP OUTPUT RESISTANCE}$   $C_{F} = \left[ I + \left( \frac{I}{|A_{CI}|} \right) \right] \quad \left( \frac{R_{F} + R_{G}}{R_{F}} \right) C_{L} R_{O}$ 

Figure 37. In-the-Loop Compensation Technique for Driving Capacitive Loads

#### **APPLICATIONS USING THE OP176**

#### A High Speed, Low Noise Differential Line Driver

The circuit of Figure 38 is a unique line driver widely used in many applications. With ±18 V supplies, this line driver can deliver a differential signal of 30 V p-p into a 2.5 k $\Omega$  load. The high slew rate and wide bandwidth of the OP176 combine to yield a full power bandwidth of 130 kHz while the low noise front end produces a referred-to-input noise voltage spectral density of 15 nV/ $\sqrt{\text{Hz}}$ . The circuit is capable of driving lower impedance loads as well. For example, with a reduced output level of 5 V rms (14 V p-p), the circuit exhibits a full-power bandwidth of 190 kHz while driving a differential load of 249  $\Omega$ ! The design is a transformerless, balanced transmission system where output common-mode rejection of noise is of paramount importance. Like the transformer-based design, either output can be shorted to ground for unbalanced line driver applications without changing the circuit gain of 1. Other circuit gains can be set according to the equation in the diagram. This allows the design to be easily set for noninverting, inverting, or differential operation.




Figure 38. A High Speed, Low Noise Differential Line Driver

REV. 0 -11-

### 0P176

# A Low Noise Microphone Preamplifier with a Phantom Power Option

Figure 39 is an example of a circuit that combines the strengths of the SSM2017 and the OP176 into a variable gain microphone preamplifier with an optional phantom power feature. The SSM2017's strengths lie in its low noise and distortion, and gain flexibility/simplicity. However, rated only for 2 k $\Omega$  or higher loads, this makes driving 600  $\Omega$  loads somewhat limited with the SSM2017 alone. A pair of OP176s are used in the circuit as a high current output buffer (U2) and a DC servo stage (U3). The OP176's high output current drive capability provides a high level drive into 600  $\Omega$  loads when operating from  $\pm 18$  V supplies. For a complete treatment of the circuit design details, the interested reader should consult application note AN-242, available from Analog Devices.

This amplifier's performance is quite good over programmed gain ranges of 2 to 2000. For a typical audio load of 600  $\Omega$ , THD + N at various gains and an output level of 10 V rms is illustrated in Figure 40. For all but the very highest gain, the THD + N is consistent and well below 0.01%, while the gain of 2000 becomes more limited by noise. The noise performance of the circuit is exceptional with a referred-to-input noise voltage spectral density of 1 nV/ $\sqrt{\rm Hz}$  at a circuit gain of 1000.




Figure 40. Low Noise Microphone Preamplifier THD + N Performance at Various Gains ( $V_{OUT}$  = 10 V rms and  $R_I$  = 600  $\Omega$ )




Figure 39. A Low Noise Microphone Preamplifier

#### A Low Noise, +5 V/+10 V Reference

In many high resolution applications, voltage reference noise can be a major contributor to overall system error. Monolithic voltage references often exhibit too much wide band noise to be used alone in these systems. Only through careful filtering and buffering of these monolithic references can one realize wideband microvolt noise levels. The circuit illustrated in Figure 41 is an example of a low noise precision reference optimized for both ac and dc performance around the OP176. With a +10 V reference (the AD587), the circuit exhibits a 1 kHz spot output noise spectral density < 10 nV/ $\sqrt{\rm Hz}$ . The reference output voltage is selectable between 5 V and 10 V, depending only on the selection of the monolithic reference. The output table illustrated in the figure provides a selection of monolithic references compatible with this circuit.




Figure 41. A Low Noise, +5 V/+10 V Reference

In operation, the basic reference voltage is set by U1, either a 5 V or 10 V 3-terminal reference chosen from the table. In this case, the reference used is a 10 V buried Zener reference, but all U1 IC types shown can plug into the pinout and can be optionally trimmed. The stable 10 V from the reference is then applied to the R1-C1-C2 noise filter, which uses electrolytic capacitors for a low corner frequency. When electrolytic capacitors are used for filtering, one must be cognizant of their dc leakage current errors. Here, however, a dc bootstrap of C1 is used, so this capacitor sees only the small R2 dc drop as bias, effectively lowering its leakage current to negligible levels. The resulting low noise, dc-accurate output of the filter is then buffered by a low noise, unity gain op amp using an OP176. With the OP176's low Vos and control of the source resistances, the dc performance of this circuit is quite good and will not compromise voltage reference accuracy and/or drift. Also, the OP176 has a typical current limit of 50 mA, so it can provide higher output currents when compared to a typical IC reference alone.

#### A Differential ADC Driver

High performance audio sigma-delta ADCs, such as the stereo 16-bit AD1878 and the 18-bit AD1879, present challenging design problems with regards to input interfacing. Because of an internal switched capacitor input circuit, the ADC input structure presents a difficult dynamic load to the drive amplifier with fast transient input currents due to their 3 MHz ADC sampling rate. Also, these ADCs inputs are differential with a rated full-scale range of  $\pm 6.3$  V, or about 4.4 V rms. Hence, the ADC interface circuit of Figure 42 is designed to accept a balanced input signal to drive the low dynamic impedances seen at the inputs of these ADCs. The circuit uses two OP176




Figure 42. A Balanced Driver Circuit for Sigma-Delta ADCs

amplifiers as inverting low-pass filters for their speed and high output current drive. The outputs of the OP176s then drive the differential ADC inputs through an RC network. This RC network buffers the amplifiers against step changes at the ADC sampling inputs using one differential (C3) and two commonmode connected capacitors (C4 and C5). The 51  $\Omega$  series resistors isolate the OP176s from the heavily capacitive loads, while the capacitors absorb the transient currents. Operating on  $\pm 12$  V supplies, this circuit exhibits a very low THD + N of 0.001% at 5 V rms outputs. For single-ended drive sources, a third op amp unity gain inverter can be added between R2's (+) input terminal and R4. For best results, short-lead, noninductive capacitors are suggested for C3, C4, and C5 (which are placed close to the ADC), and 1% metal-film types for R1 through R6. For surface mount PCBs, these components can be NPO ceramic chip capacitors and thin-film chip resistors.

REV. 0 -13-

### 0P176

#### An RIAA Phono Preamp

Figure 43 illustrates a simple phono preamplifier using RIAA equalization. The OP176 is used here to provide gain and is chosen for its low input voltage noise and high speed performance. The feedback equalization network (R1, R2, C1, and C2) forms a three time constant network, providing reasonably accurate equalization with standard component values. The input components terminate a moving magnet phono cartridge as recommended by the manufacturer, the element values shown being typical. When this ac coupled circuit is built with a low noise bipolar input device such as the OP176, amplifier bias current makes direct cartridge coupling difficult. This circuit uses input and output capacitor coupling to minimize biasing interactions.

Input ac coupling to the amplifier is provided via C5, and the low frequency termination resistance,  $R_{\rm T}$ , is the parallel equivalent of R6 and R7. R3 of the feedback network is ac grounded via C4, a large value electrolytic. Additionally, this resistor is set to a low value to minimize circuit noise from nonamplifier sources. These design measures reduce the dc offset at the output of the OP176 to a few millivolts. The output coupling network of C3 and R4 is shown as suitable for wide band response, but it can be set to a 7950  $\mu s$  time constant for use as a 20 Hz rumble filter.

The 1 kHz gain ("G") of this circuit, controlled by R3, is calculated as:

$$G (@ 1 \text{ kHz}) = 0.101 \times \left(1 + \frac{R1}{R3}\right)$$

For an R3 of 200  $\Omega$ , the circuit gain is just under  $50 \times (\approx 34 \text{ dB})$ , and higher gains are possible by decreasing R3. For any value of R3, the R5-C6 time constant should be equal to R3 and the series equivalent of C1 and C2.

Using readily available standard values for network elements (R1, R2, C1, and C2) makes the design easily reproducible and inexpensive. These components are ideally high quality precision types, for low equalization errors and minimum

parasitics. One percent metal-film resistors and two percent film capacitors of polystyrene or polypropylene are recommended. Using the suggested values, the frequency response relative to the ideal RIAA characteristic is within  $\pm 0.2\,$  dB over 20 Hz–20 kHz. Even tighter response can be achieved by using the alternate values, shown in brackets "[]," with the trade-off of a non off-the-shelf part.

As previously mentioned, the OP176 was chosen for three reasons: (1) For optimal circuit noise performance, the amplifier used should exhibit voltage and current noise densities of  $5 \text{ nV}/\overline{\text{Hz}}$  and  $1 \text{ pA}/\overline{\text{Hz}}$ , respectively. (2) For high gain accuracy, especially at high stage gains, the amplifier should exhibit a gain bandwidth product in excess of 5 MHz. (3) Equally important because of the 100% feedback through the network at high frequencies, the amplifier must be unity gain stable. With the OP176, the circuit exhibits low distortion over the entire range, generally well below 0.01% at outputs levels of 5 V rms using  $\pm 18 \text{ V}$  supplies. To achieve maximum performance from this high gain, low level circuit, power supplies should be well regulated and noise free, and care should be taken with shielding and conductor layout.

#### Active Filter Circuits Using the OP176

A general active filter topology that lends itself to both high-pass (HP) and low-pass (LP) filters is the well known Sallen-Key (SK) VCVS (Voltage-Controlled, Voltage Source) architecture. This filter type uses the op amp as a fixed gain voltage follower at either unity or a higher gain. Discussed here are simplified 2pole, unity gain forms of these filters, which are attractive for several reasons: One, at audio frequencies, using an amplifier with a 10 MHz bandwidth such as the OP176, these filters exhibit reasonably low sensitivities for unity gain and high damping (low Q). Second, as voltage followers, they are also inherently gain accurate within their pass band; hence, no gain resistor scaling errors are generated. Third, they can also be made "dc accurate," with output dc errors of only a few millivolts. The specific filter response in terms of HP, LP and damping is determined by the RC network around the op amp, as shown in Figure 44a.




Figure 43. An RIAA Phono Preamplifier Circuit


#### **High Pass Sections**

Figure 44a illustrates the high-pass form of a 2-pole SK filter using an OP176. For simplicity and practicality, capacitors C1 and C2 are set equal ("C"), and resistors R2 and R1 are adjusted to a ratio, N, which provides the filter damping coefficient,  $\alpha$ , as per the design expressions. This high pass design is begun with selection of standard capacitor values for C1 and C2 and a calculation of N. The values for R1 and R2 are then determined from the following expressions:

$$RI = \frac{1}{2\pi \times FREQ \times C \times \sqrt{N}}$$

and

$$R2 = N \times R1$$




Figures 44a. Two-Pole Unity Gain HP/LP Active Filters

In this examples, circuit  $\alpha$  (or 1/Q) is set equal to  $\sqrt{2}$ , providing a Butterworth (maximally flat) characteristic. The filter corner frequency is normalized to 1 kHz, with resistor values shown in both rounded and (exact) form. Various other 2-pole response shapes are possible with appropriate selection of  $\alpha$ , and frequency can be easily scaled, using inversely proportional R or C values for a given  $\alpha$ . The 22 V/ $\mu$ s slew rate of the OP176 will support 20 V p-p outputs above 100 kHz with low distortion. The frequency response resulting with this filter is shown as the dotted HP portion of Figure 45.

#### **Low Pass Sections**

In the LP SK arrangement of Figure 44b, the R and C elements are interchanged where the resistors are made equal. Here, the ratio of C2/C1 ("M") is used to set the filter  $\alpha$ , as noted. Otherwise, this filter is similar to the HP section, and the resulting 1 kHz LP response is shown in Figure 45. The design begins with a choice of a standard capacitor value for C1 and a calculation of M. This then forces a value of "M × C1" for C2. Then, the value for R1 and R2 ("R") is calculated according to the following equation:

$$R = \frac{I}{2\pi \times FREQ \times CI \times \sqrt{M}}$$



Figures 44b. Two-Pole Unity Gain HP/LP Active Filters




Figure 45. Relative Frequency Response of 2-Pole, 1 kHz Butterworth LP (Left) and HP (Right) Active Filters

REV. 0 -15-

#### Passive Component Selection for Active Filters

The passive components suitable for active filters deserve more than casual attention. Resistors should be 1%, low TC, metal-film types of the RN55 or RN60 style. Capacitors should be 1% or 2% film types preferably, such as polypropylene or polystyrene, or NPO (COG) ceramic for smaller values.

#### **Active Filter Circuit Subtleties**

In designing active filter circuits with the OP176, moderately low values (10 k $\Omega$  or less) for R1 and R2 can be used to minimize the effects of Johnson noise when critical. The practical tradeoff is, of course, capacitor size and expense. DC errors will result for larger values of resistance, unless compensation for amplifier input bias current is used. To add bias compensation in the HP filter section of Figure 42a, a feedback compensation resistor equal to R2 can be used. This will minimize bias current induced offset to the product of the OP176's  $I_{OS}$  and R2. For an R2 of 25 k $\Omega$ , this produces a typical compensated offset voltage of 50 µV. Similar compensation is applied to Figure 42b, using a resistance equal to R1+ R2. Using dc compensation, filter output dc errors using the OP176 will be dominated by its Vos, which is typically 1 mV or less. A caveat here is that the additional resistors can increase noise substantially. For example, a 10 k $\Omega$  resistor generates ~ 12 nV/  $\sqrt{\text{Hz}}$  of noise and is about twice that of the OP176. These resistors can be ac bypassed to eliminate their noise using a simple shunt capacitor chosen such that its reactance  $(X_c)$  is much less than R at the lowest frequency of interest.

A more subtle form of ac degradation is also possible in these filters, namely nonlinear input capacitance modulation. This issue was previously covered for general cases in the section on minimizing distortion. In active filter circuits, a fully compensating network (for both dc and ac performance) can be used to minimize this distortion. To be most effective, this network ( $Z_{\rm COMP}$ ) should include R1 through C2 as noted for either filter type, of the same style and value as their counterparts in the forward path. The effects of a  $Z_{\rm COMP}$  network on the THD + N performance of two 1 kHz HP filters is illustrated in Figure 46. One filter (A) is the example shown in Figure 44a (Curves A1 and A2), while the second (B) uses RC values scaled 10 times upward in impedance (Curves B1 and B2). Both filters operate with a 2 V rms input,  $\pm 18$  V supplies,  $100 \text{ k}\Omega$  loading, and analyzer bandwidth of 80 kHz.




Figure 46. THD + N (%) vs. Frequency for Various 1 kHz HP Active Filters Illustrating the Effects of the  $Z_{\text{COMP}}$  Network

Curves A1 and B1 show performance with  $Z_{\rm COMP}$  shorted, while curves A2 and B2 illustrate operation with  $Z_{\rm COMP}$  active. For the "A" example values, distortion in the pass band of 1 kHz–20 kHz is below 0.001% compensated, and slightly higher uncompensated. With the higher impedance "B" network, there is a much greater difference between compensated and uncompensated responses, underscoring the sensitivity to higher impedances. Although the positive effect of  $Z_{\rm COMP}$  is seen for both "A" and "B" cases, there is a buffering effect which takes place with lower impedances. As case "A" shows, when using larger capacitance values in the source, the amplifier's nonlinear C-V input characteristics have less effect on the signal.

Thus, to minimize the necessity for the complete  $Z_{\rm COMP}$  compensation, effective filter designs should use the lowest capacitive impedances practical, with an  $0.01\,\mu\rm F$  lower value limit as a goal for lowest distortion (while lower values can certainly be used, they may suffer higher distortion without the use of full compensation). Since most designs are likely to use low relative impedances for reasons of low noise and offset, the effects of CM distortion may or may not actually be apparent to a given application.




Figure 47. OP176 Spice Model Schematic

REV. 0 -17-

```
OP176 SPICE Model
                                                              * POLE/ZERO PAIR AT 1.5 MHz/2.7 MHz
* Node Assignments
                                                              R8
                                                                   21
                  Noninverting Input
                                                              R9
                                                                   21
                                                                         2.2.
                                                                               1.25E3
                       Inverting Input
                                                              C4
                                                                   22
                                                                         98
                                                                               47.2E-12
                             Positive Supply
                                                                                         1E-3
                                                                         21
                                                                               (18,28)
                                                              G2
                                                                   98
                                   Negative Supply
                                                              * POLE AT 100 MHz
                                        Output
                                                              R10
                                                                  23
.SUBCKT OP176
                                                                               1.59E-9
                                      34
                                                                         98
                       2
                            99
                                  50
                                                              C5
                                                                   23
                                                              G3
                                                                   98
                                                                         23
                                                                               (21,28)
* INPUT STAGE & POLE AT 100 MHz
                                                              * POLE AT 100 MHz
R3
                 2.487
     5
           51
R4
     6
           51
                 2.487
                                                              R11
                                                                   24
                                                                         98
CIN 1
                 3.7E-12
                                                                               1.59E-9
           2
                                                              C6
                                                                   24
                                                                         98
           98
CM1 1
                 7.5E-12
                                                              G4
                                                                   98
                                                                         24
                                                                               (23,28)
CM2 2
           98
                 7.5E-12
C2
           6
                 320E-12
                                                              * COMMON-MODE GAIN NETWORK WITH ZERO AT
     5
Ι1
     97
                 100E-3
                                                              1 kHz
IOS
                 1E-9
     1
           2
EOS
     9
           3
                 POLY(1)
                           (26,28)
                                      0.2E-3
                                                 1
                                                              R12 25
                                                                         26
                                                                               1E6
Q1
     5
           2
                 7
                                                              C7
                                                                   25
                                                                               60E-12
                     QX
                                                                         26
     6
           9
                 8
                      QX
Q2
                                                              R13 26
                                                                         98
                                                                               POLY(2) (1,98) (2,98) 0 2.50 2.50
R5
     7
           4
                 1.970
                                                              E2
                                                                   25
                                                                         98
                 1.970
R6
     8
           4
D1
     2
           36
                 DΖ
                                                              * POLE AT 100 MHz
     1
           36
                 DZ
D2
EN
     3
                 (10,0)
                           1
                                                              R14
                                                                   27
                                                                         98
GN1 0
           2
                 (13,0)
                           1E-3
                                                              C8
                                                                   27
                                                                         98
                                                                               1.59E-9
GN2 0
                 (16,0)
                           1E-3
                                                              G5
                                                                   98
                                                                         27
                                                                               (24,28)
                                                              * OUTPUT STAGE
EREF98
           0
                 (28,0)
                           1
EP 97
                 (99,0)
                           1
EM 51
                 (50,0)
                                                              R15
                                                                         gg
                                                                               58.333E3
           0
                                                                   28
                           1
                                                                               58.333E3
                                                              R16
                                                                   28
                                                                         50
* VOLTAGE NOISE SOURCE
                                                              C9
                                                                   28
                                                                         50
                                                                               1E-6
                                                              ISY
                                                                   99
                                                                         50
                                                                               1.743E-3
DN1 35
           10
                 DEN
                                                              R17
                                                                   29
                                                                         99
                                                                               100
DN2 10
                 DEN
           11
                                                              R18
                                                                   29
                                                                         50
                                                                               100
VN1 35
                 DC 2
                                                                               1E-9
           0
                                                              L2
                                                                   29
                                                                         34
                                                                               (27,29)
                                                                                         10E-3
VN2 0
           11
                 DC 2
                                                              G6
                                                                   32
                                                                         50
                                                              G7
                                                                   33
                                                                         50
                                                                               (29,27)
                                                                                         10E-3
                                                                               (99,27)
* CURRENT NOISE SOURCE
                                                                   29
                                                                         99
                                                                                         10E-3
                                                              G8
                                                              G9
                                                                   50
                                                                         29
                                                                               (27,50)
                                                                                         10E-3
DN3 12
                 DIN
                                                              V4
                                                                   30
                                                                         29
           13
                                                                               1.74
DN4 13
           14
                 DIN
                                                              V5
                                                                   29
                                                                         31
                                                                               1.74
VN3 12
                                                              F1
           0
                 DC 2
                                                                   29
                                                                         0
                                                                               V4 1
VN4 0
           14
                 DC 2
                                                              F2
                                                                         29
                                                                               V5
                                                                   0
                                                              D5
                                                                   27
                                                                         30
                                                                               DX
* CURRENT NOISE SOURCE
                                                              D<sub>6</sub>
                                                                         27
                                                                               DX
                                                                   31
                                                              D7
                                                                   99
                                                                         32
                                                                               DX
DN5 15
                 DIN
                                                              D8
                                                                   99
                                                                         33
                                                                               DX
           16
DN6 16
           17
                 DIN
                                                              D9
                                                                   50
                                                                         32
                                                                               DY
VN5 15
           0
                 DC 2
                                                              D10
                                                                   50
                                                                               DY
VN6 0
           17
                 DC 2
                                                              * MODELS USED
* GAIN STAGE & DOMINANT POLE AT 32 Hz
                                                              .MODEL QX PNP(BF=5E5)
                                                              MODEL DX D(IS=1E-12)

.MODEL DY D(IS=1E-15 BV=50)


.MODEL DZ D(IS=1E-15 BV=7.0)
R7
           98
                 1.243E6
     18
C3
     18
           98
                 4E-9
                 (5,6) 4.021E-1
G1
     98
           18
                                                              .MODEL DEN D(IS=1E-12 RS=4.35K KF=1.95E-15 AF=1)
V2
     97
           19
                 1.35
V3
                                                              .MODEL DIN D(IS=1E-12 RS=268 KF=1.08E-15 AF=1)
     20
           51
                 1.35
                                                              .ENDS OP176
D3
     18
           19
                 DX
     20 18 DX
D4
```

-18- REV. 0


#### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).

#### 8-Lead Plastic DIP (N-8)



#### 8-Lead Narrow-Body SO (SO-8)



REV. 0 –19–

#### FOR CATALOG

### ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option*
OP176GP	-40°C to +85°C	8-Pin Plastic DIP	N-8
OP176GS	−40°C to +85°C	8-Pin SOIC	SO-8
OP176GSR	−40°C to +85°C	SO-8 Reel, 2500 Pieces	
OP176GBC	+25°C	DICE	

<sup>\*</sup>For outline information see Package Information section.

REV. 0 –21–